datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

AD7610 데이터 시트보기 (PDF) - Analog Devices

부품명
상세내역
일치하는 목록
AD7610 Datasheet PDF : 32 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD7610
TIMING SPECIFICATIONS
AVDD = DVDD = 5 V; OVDD = 2.7 V to 5.5 V; VCC = 15 V; VEE = −15 V; VREF = 5 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter
Symbol
Min
CONVERSION AND RESET (See Figure 33 and Figure 34)
Convert Pulse Width
t1
10
Time Between Conversions
t2
4
CNVST Low to BUSY High Delay
t3
BUSY High (Except Master Serial Read After Convert)
t4
Aperture Delay
t5
End of Conversion to BUSY Low Delay
t6
10
Conversion Time
t7
Acquisition Time
t8
380
RESET Pulse Width
t9
10
PARALLEL INTERFACE MODES (See Figure 35 and Figure 37)
CNVST Low to DATA Valid Delay
t10
DATA Valid to BUSY Low Delay
t11
20
Bus Access Request to DATA Valid
t12
Bus Relinquish Time
t13
2
MASTER SERIAL INTERFACE MODES1 (See Figure 39 and Figure 40)
CS Low to SYNC Valid Delay
t14
CS Low to Internal SDCLK Valid Delay1
t15
CS Low to SDOUT Delay
t16
CNVST Low to SYNC Delay, Read During Convert
t17
SYNC Asserted to SDCLK First Edge Delay
Internal SDCLK Period2
Internal SDCLK High2
Internal SDCLK Low2
SDOUT Valid Setup Time2
SDOUT Valid Hold Time2
SDCLK Last Edge to SYNC Delay2
t18
3
t19
30
t20
15
t21
10
t22
4
t23
5
t24
5
CS High to SYNC HI-Z
t25
CS High to Internal SDCLK HI-Z
t26
CS High to SDOUT HI-Z
t27
BUSY High in Master Serial Read After Convert2
t28
CNVST Low to SYNC Delay, Read After Convert
t29
SYNC Deasserted to BUSY Low Delay
t30
SLAVE SERIAL/SERIAL CONFIGURATION INTERFACE MODES1 (See Figure 42,
Figure 43, and Figure 45)
External SDCLK, SCCLK Setup Time
t31
5
External SDCLK Active Edge to SDOUT Delay
t32
2
SDIN/SCIN Setup Time
t33
5
SDIN/SCIN Hold Time
t34
5
External SDCLK/SCCLK Period
t35
25
External SDCLK/SCCLK High
t36
10
External SDCLK/SCCLK Low
t37
10
Typ
Max
Unit
ns
μs
35
ns
1.45
μs
2
ns
ns
1.45
μs
ns
ns
1.41
μs
ns
40
ns
15
ns
10
ns
10
ns
10
ns
560
ns
ns
45
ns
ns
ns
ns
ns
ns
10
ns
10
ns
10
ns
See Table 4
1.31
μs
25
ns
ns
18
ns
ns
ns
ns
ns
ns
1 In serial interface modes, the SDSYNC, SDSCLK, and SDOUT timings are defined with a maximum load CL of 10 pF; otherwise, the load is 60 pF maximum.
2 In serial master read during convert mode. See Table 4 for serial mode read after convert mode.
Rev. 0 | Page 5 of 32

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]