datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

MAX127ACAI(2012) 데이터 시트보기 (PDF) - Maxim Integrated

부품명
상세내역
일치하는 목록
MAX127ACAI
(Rev.:2012)
MaximIC
Maxim Integrated MaximIC
MAX127ACAI Datasheet PDF : 16 Pages
First Prev 11 12 13 14 15 16
MAX127/MAX128
Multirange, +5V, 12-Bit DAS with
2-Wire Serial Interface
Slave Address
The MAX127/MAX128 have a 7-bit-long slave address.
The first four bits (MSBs) of the slave address have been
factory programmed and are always 0101. The logic state
of the address input pins (A2–A0) determine the three
LSBs of the device address (Figure 3). A maximum of
eight MAX127/MAX128 devices can therefore be con-
nected on the same bus at one time.
A2–A0 may be connected to VDD or DGND, or they may
be actively driven by TTL or CMOS logic levels.
The eighth bit of the address byte determines whether the
master is writing to or reading from the MAX127/MAX128
(R/W = 0 selects a write condition. R/W = 1 selects a read
condition).
Conversion Control
The master signals the beginning of a transmission with
a START condition (S), which is a high-to-low transition
on SDA while SCL is high. When the master has finished
communicating with the slave, the master issues a STOP
condition (P), which is a low-to-high transition on SDA
while SCL is high (Figure 4). The bus is then free for
another transmission. Figure 5 shows the timing diagram
for signals on the 2-wire interface. The address-byte,
control-byte, and data-byte are transmitted between the
START and STOP conditions. The SDA state is allowed to
change only while SCL is low, except for the START and
STOP conditions. Data is transmitted in 8-bit words. Nine
clock cycles are required to transfer the data in or out of
the MAX127/MAX128. (Figures 9 and 10).
SLAVE ADDRESS
0
1
0
1
A2 A1 A0 R/W ACK
SDA
LSB
SCL
SLAVE ADDRESS BITS A2, A1, AND A0 CORRESPOND TO THE LOGIC STATE
OF THE ADDRESS INPUT PINS A2, A1, AND A0.
Figure 3. Address Byte
SDA
SCL
START CONDITION
STOP CONDITION
Figure 4. START and STOP Conditions
SDA
tLOW
tSU,DAT
tHD,DAT
SCL
tHD,STA
START CONDITION
tHIGH
tR
tF
Figure 5. 2-Wire Serial-Interface Timing Diagram
tSU,STA
tHD,STA
REPEATED START CONDITION
tBUF
tSU,STO
STOP CONDITION START CONDITION
www.maximintegrated.com
Maxim Integrated 11

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]