datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

COM20022I 데이터 시트보기 (PDF) - SMSC -> Microchip

부품명
상세내역
일치하는 목록
COM20022I Datasheet PDF : 88 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
DREQ
nWR
DMAEN bit
minimum 4TARB
Writing Address
Pointer Low
TARB is the ARBITRATION Clock Period. It depends on the TOPR and
SLOW-ARB bit. TOPR is the period of operation clock frequency (output
of the clock multiplier). It depends on the CKUP1 and CKUP0 bits.
TARB = TOPR @ SLOW-ARB = 0
TARB = 2 TOPR @ SLOW-ARB = 1
FIGURE 4 - DREQ PIN FIRST ASSERTION TIMING FOR ALL DMA MODES
As an example of gating by cycle, in an ISA bus
system, the Refresh period is 15#S. Continuous
transfer by DMA must be less than 15#S to
prevent blocking by the Refresh cycle. A DMA
cycle of consecutive DMA cycles is
approximately 1uS. The DMA overhead time is
approximately 2.5#S. The Refresh execution
time is 500nS. This computes to 15#S - 2.5#S -
500nS = 12#S or 12 cycles. Therefore the
DREQ pin must be negated every 12 cycles.
Figure 5 illustrates the rough timing of the
Programmable-Burst mode DMA transfer.
19

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]