PBL38772/1SOA 데이터 시트보기 (PDF) - Ericsson
부품명
상세내역
일치하는 목록
PBL38772/1SOA Datasheet PDF : 24 Pages
| |||
PBL 387 72
Parameter
Power supply rejection ratios
VCC to 2-wire port
VCC to 4-wire port
VTB to 2-wire port
VTB to 4-wire port
VBat to 2-wire port
VBat to 4-wire port
Temperature guard
Junction threshold temperature, TJG
Thermal Resistance
Junction to pin, ΘJP
Junction to ambient, ΘJA
Ref
fig Conditions
Active State f = 1 kHz, Vn = 100 mV
Active State f = 1 kHz, Vn = 100 mV
Active State f = 1 kHz, Vn = 100 mV
Active State f = 1 kHz, Vn = 100 mV
Active State f = 1 kHz, Vn = 100 mV
Active State f = 1 kHz, Vn = 100 mV
Min
Typ Max Unit
30
45
dB
36
51
dB
28.5
60
dB
34.5
66
dB
40
60
dB
46
66
dB
155
°C
22
°C/W
41.6
°C/W
Notes, Electrical characteristics
1. The overload level is automatically expanded to needed
signal level, maximum 1.7 VPeak when the signal level is
> 1.0 VPeak , and is specified at the two-wire port with
the signal source at the four-wire receive port. For more
information see section Adaptive overhead voltage.
2. The two-wire impedance is programmable by selection
of external component values according to:
ZTRX = ZT/(G2-4S × αRSN)
where:
ZTRX = impedance between the TIPX and
RINGX terminals
ZT
= programming network between the VTX
and RSN terminals
G2-4S
αRSN
= transmit gain, nominally = 0.5
= receive current gain, nominally 400 (current
defined as positive flowing into the receive
summing node, RSN, and when flowing
from ring to tip). See section Transmission.
3. Higher return loss values can be achieved by adding
a reactive component to ZT, the two-wire terminating
impedance programming resistances, e.g. by dividing ZT,
into two equal halves and connecting capacitors from the
common points to ground.
4. The overload level is automatically expanded as needed
up to 1.25 VPeak (using the AOV function) when the signal
level >0.5 VPeak and is specified at the four-wire transmit
port, (VTX) with the signal source at the two-wire port.
Note that the gain from the two-wire port to the four-wire
transmit port is G2-4S = 0.5.
5. Secondary protection resistors RF1 and RF2 impact
the insertion loss (refer to section Transmission). The
specified insertion loss is for RF1 = RF2 = 40Ω.
6. The specified insertion loss tolerance does not include
errors caused by external components.
7. The level is specified at the four-wire receive port (ERX,
figure 6) and referenced to a 600 Ω impedance level.
8. The two-wire idle noise is specified with the four-wire
receive port grounded (ERX = 0, figure 6). The four-wire
idle noise at VTX is the two-wire value reduced by 6 dB
and is specified with the two-wire port terminated in
600 Ω (RL). The VTX noise specification is referenced to a
600 Ω impedance level.
9. PBL 387 72/1 contains an Automatic Gain Control
Ringing (AGC-R) unit. This unit controls the Gain in the
ringing loop to keep an undistorted ringing signal due to
variation in VBAT, VR input signal amplitude and Voltage
offset. For more information see section Ringing further
on.
10. See section Calculation of the ring-trip threshold for
information about this.
11. The VTBAT voltage is optimized for RL=600 Ω , IL = 26.8 mA,
no metering signal, RF = 40 and the current controlled
battery switch. See section Optimizing VTB for further
information.
EN/LZT 146 136 R1A © Ericsson Microelectronics, December 2001
7
Share Link: 