MK50H27(1997) 데이터 시트보기 (PDF) - STMicroelectronics
부품명
상세내역
일치하는 목록
MK50H27 Datasheet PDF : 56 Pages
| |||
MK50H27
04 TUR
03 PINT
02 TINT
01 RINT
00 0
TRANSMITTER UNDERRUN indicates that the MK50H27 has aborted
a signal unit since data was late from memory. This condition is
reached when the transmitter and transmitter FIFO both become
empty while transmitting a signal unit. When TUR is set, an interrupt
is generated if INEA = 1. TUR is READ/CLEAR ONLY and is set by
MK50H27 and cleared by writing a ”1” into the bit. Writing a ”0” has
no effect. It is also cleared by RESET or by issuing a Power Off primi-
tive.
PRIMITIVE INTERRUPT is set after the chip updates the primitive
register to issue a provider primitive. When PINT is set, an interrupt is
generated if INEA =1. PINT is READ/CLEAR ONLY and is set by
MK50H27 and cleared by writing a ”1” into the bit. Writing a ”0” has no
effect. It is also cleared by RESET or by issuing a Power Off primitive.
TRANSMITTER INTERRUPT is set after the chip updates an entry
in the Transmit Descriptor Ring. When TINT is set, an interrupt is
generated if INEA =1. TINT is READ/CLEAR ONLY and is set by
MK50H27 and cleared by writing a ”1” into the bit. Writing a ”0” has no
effect. It is also cleared by RESET or by issuing a PowerOff primitive.
RECEIVER INTERRUPT is set after the MK50H27 updates an entry in
the Receive Descriptor Ring. When RINT is set, an interrupt is gener-
ated if INEA =1. RINT is READ/CLEAR ONLY and is set by MK50H27
and cleared by writing a ”1” into the bit. Writing a ”0” has no effect.
It is cleared by Bus RESET or by issuing a Power Off primitive.
This bit is READ ONLY and will always read as a zero.
4.1.2.2 Control and Status Register 1 (CSR1)
1111110000000000
5432109876543210
U
E
U
A
RV
R
UPRIM
<5:0>
P
LP
OA
SV
T
PPRIM
<5:0>
RAP <3:1> = 1
BIT
NAME
15
UERR
14
UAV
13:08
UPRIM
0
1
DESCRIPTION
USER PRIMITIVE ERROR is set by the MK50H27 when a primitive is
issued by the user which is in conflict with the current status of the link.
UERR is READ/CLEAR ONLY and is set by MK50H27 and cleared by
writing a ”1” into the bit. Writing a ”0” in this bit has no effect. It is
also cleared by Bus RESET.
USER PRIMITIVE AVAILABLE is set by the user when a primitive is
written into UPRIM. It is cleared by the MK50H27 after the primitive
has been processed. This bit is also cleared by a Bus RESET.
USER PRIMITIVE is written by the user, in conjunction with setting
UAV, to control the MK50H27 link procedures. The following primitives
are available:
Power Off: causes the MK50H27 to enter the Power Off state. All DMA
activity ceases, the transmitter transmits all ones, and all received
data is ignored. Valid in all states except Power Off.
Power On: valid only in the Power Off phase and must be issued after
the Init primitive and prior to the Start primitive. Causes the MK50H27
to exit the Power Off phase and to enter the Out of Service phase and
17/56
Share Link: 