CL7512AE 데이터 시트보기 (PDF) - Clear Logic
부품명
상세내역
일치하는 목록
CL7512AE Datasheet PDF : 14 Pages
| |||
CL7512AE Laser Processed Logic Devices
AC Electrical Specifications cont.
Internal Timing Parameters[4]
Symbol
Parameter
tiN
Input pad and buffer delay
tIO
I/O input pad and buffer delay
tFIN
Fast input delay
tSEXP Shared expander delay
tPEXP Parallel expander delay
tLAD
Logic array delay
tLAC
Logic control array delay
tIOE
Internal output enable delay
tOD1
Output buffer and pad delay
Slow slew rate = off, VCCIO = 5.0 V
tOD2
Output buffer and pad delay
Slow slew rate = off, VCCIO = 3.3 V
Output buffer and pad delay
tOD3 Slow slew rate = on,
VCCIO = 5.0 V or 3.3 V
tZX1
Output buffer enable delay
Slow slew rate = off, VCCIO = 5.0 V
tZX2
Output buffer enable delay
Slow slew rate = off, VCCIO = 3.3 V
Output buffer enable delay
tZX3
Slow slew rate = on,
VCCIO = 5.0 V or 3.3 V
tXZ
Output buffer disable delay
tSU
Register setup time
tH
Register hold time
tFSU Register setup time of fast input
tFH
Register hold time of fast input
tRD
Register delay
tCOMB Combinatorial delay
tIC
Array clock delay
tEN
Register enable time
tGLOB Global control delay
tPRE Register preset time
tCLR Register clear time
tLIA
LIA delay
Conditions
CL = 35 pF
CL = 35 pF
CL = 35 pF
CL = 35 pF
CL = 35 pF
CL = 35 pF
CL = 5 pF[3]
Speed: -6
Min Max
0.3
0.3
2.4
2.8
0.5
2.5
2.5
0.2
0.3
Speed: -7
Min Max
0.4
Unit
ns
0.4
ns
3.3
ns
3.6
ns
0.8
ns
3.7
ns
3.4
ns
0.0
ns
0.6
ns
0.8
1.1
ns
5.3
5.6
ns
4.0
4.0
ns
4.5
4.5
ns
9.0
9.0
ns
4.0
4.0
ns
1.0
1.3
ns
1.7
2.4
ns
1.2
1.1
ns
1.3
1.9
ns
1.6
2.1
ns
1.6
1.5
ns
2.7
3.4
ns
2.5
3.4
ns
1.1
1.4
ns
2.3
3.9
ns
2.3
3.9
ns
1.3
1.3
ns
7KA tbl 07B1
Page 11
Share Link: 