datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

MX29LV161DB 데이터 시트보기 (PDF) - Macronix International

부품명
상세내역
일치하는 목록
MX29LV161DB
MCNIX
Macronix International MCNIX
MX29LV161DB Datasheet PDF : 63 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
MX29LV161D T/B
WRITE PULSE "GLITCH" PROTECTION
CE#, WE#, OE# pulses shorter than 5ns are treated as glitches and will not be regarded as an effective write
cycle.
LOGICAL INHIBIT
A valid write cycle requires both CE# and WE# at Vil with OE# at Vih. Write cycle is ignored when either CE# at
Vih, WE# at Vih, or OE# at Vil.
POWER-UP SEQUENCE
Upon power up, MX29LV161D T/B is placed in read array mode. Furthermore, program or erase operation will
begin only after successful completion of specified command sequences.
POWER-UP WRITE INHIBIT
When WE#, CE# is held at Vil and OE# is held at Vih during power up, the device ignores the first command on
the rising edge of WE#.
POWER SUPPLY DECOUPLING
A 0.1uF capacitor should be connected between the Vcc and GND to reduce the noise effect.
P/N:PM1359
REV. 1.0, JUN. 03, 2010
19

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]