ICS8312AYLF 데이터 시트보기 (PDF) - Integrated Device Technology

부품명

상세내역

일치하는 목록

ICS8312AYLF

LOW SKEW, 1-TO-12 LVCMOS/LVTTL FANOUT BUFFER

Integrated Device Technology 

ICS8312

LOW SKEW, 1-TO-12 LVCMOS/LVTTL FANOUT BUFFER

Table 5C. AC Characteristics, VDD = VDDO = 1.8V ± 0.2V, TA = 0°C to 85°C

Parameter Symbol

Test Conditions

fMAX

tpLH

tjit

Output Frequency

Propagation Delay, Low to High; NOTE 1

Buffer Additive Phase Jitter, RMS; refer to

Additive Phase Jitter Section

ƒ ≤ 200MHz

100MHz, Integration Range:

12kHz – 20MHz

tsk(o)

Output Skew; NOTE 2, 5

tsk(pp)

Part-to-Part Skew; NOTE 3, 5

tR / tF

odc

Output Rise/Fall Time; NOTE 5

Output Duty Cycle

20% to 80%

ƒ ≤ 100MHz

Minimum Typical Maximum Units

200

MHz

1.6

3.3

4.8

ns

0.172

ps

140

ps

2.3

ns

200

800

ps

45

55

%

All parameters measured at fMAX unless noted otherwise.

NOTE 1: Measured from the VDD/2 of the input to VDDO/2 of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at VDDO/2.

NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltage and with equal load conditions.

Using the same type of input on each device, the output is measured at VDDO/2.

NOTE 4: These parameters are guaranteed by characterization. Not tested in production.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

Table 5D. AC Characteristics, VDD = 3.3V ± 5%, VDDO = 2.5V ± 5%, TA = 0°C to 85°C

Parameter Symbol

Test Conditions

Minimum Typical Maximum Units

fMAX

tpLH

tjit

Output Frequency

250

MHz

Propagation Delay, Low to High; NOTE 1

ƒ ≤ 250MHz

1.4

2.1

2.7

ns

Buffer Additive Phase Jitter, RMS; refer to

Additive Phase Jitter Section

100MHz, Integration Range:

12kHz – 20MHz

0.045

ps

tsk(o)

Output Skew; NOTE 2, 5

135

ps

tsk(pp)

Part-to-Part Skew; NOTE 3, 5

900

ps

tR / tF

odc

Output Rise/Fall Time; NOTE 5

Output Duty Cycle

20% to 80%

200

ƒ ≤ 150MHz

45

700

ps

55

%

All parameters measured at fMAX unless noted otherwise.

NOTE 1: Measured from the VDD/2 of the input to VDDO/2 of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at VDDO/2.

NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltage and with equal load conditions.

Using the same type of input on each device, the output is measured at VDDO/2.

NOTE 4: These parameters are guaranteed by characterization. Not tested in production.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

IDT™ / ICS™ LVCMOS/LVTTL FANOUT BUFFER

8

ICS8312AY REV. D JULY 3, 2008

Share Link: