datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

NT68P62-01 데이터 시트보기 (PDF) - Novatek Microelectronics

부품명
상세내역
일치하는 목록
NT68P62-01
Novatek
Novatek Microelectronics Novatek
NT68P62-01 Datasheet PDF : 56 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
NT68P62-01
Pin Description (continued)
Pin No.
40 Pin 42 Pin
37
39
Designation
DAC4/SCL1
38
40
[ MODE1 ]
DAC3
[ MODE0 ]
39
41
HSYNCI
Reset Init.
40
42
VSYNCI/INTV VSYNCI
-
6
-
37
[ A14 ]
P40
P41
I/O
Description
O Open drain 5V, D/A converter output 4, shared with open
drain SCL1 line of I2C bus, Schmitt Trigger buffer
[ I ] [ OTP ROM mode select ]
O Open drain 5V, D/A converter output 3
[ I ] [ OTP ROM mode select ]
I Debouncing & Schmitt Trigger input pin for video horizontal
sync signal, internal pull high, shared with composite sync
input
I Debouncing & Schmitt trigger input pin for video vertical
sync signal, internal pull high, shared with input pin of
[ I ] external interrupt source intv with Schmitt Trigger,
selectable triggered, and internal pulled up 22Kregister
[ OTP ROM program address buffer ]
I/O Bi-directional I/O pin with internal pulled up 22Kregister,
only 42 pin S-DIP available
I/O Bi-directional I/O pin with internal pulled up 22Kregister,
only 42 pin S-DIP available
* This RESET pin must be pulled high by external pulled-up register (5Ksuggestion), or it will remain in low voltage to
continually rest system.
5

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]