NJU3102G 데이터 시트보기 (PDF) - Japan Radio Corporation

부품명

상세내역

일치하는 목록

NJU3102G

4-BIT SINGLE CHIP TINY CONTROLLER

Japan Radio Corporation  

NJU3102

s TERMINAL DESCRIPTION

No. SYMBOL INPUT/OUTPUT

FUNCTION

4 PA0 INPUT/OUTPUT 4-bit Input / Output PORTA.

5 PA1 INPUT/OUTPUT Selects a terminal circuit for PORT grouped with 4 lines from

6 PA2 INPUT/OUTPUT follows by the mask option.

7 PA3 INPUT/OUTPUT

• C-MOS Input Terminal with Pull-up Resistance(IA)

• C-MOS Input Terminal(IC)

• C-MOS Output Terminal(OB)

8 TEST

INPUT

Maker Testing Terminal with Pull-down Resistance

The terminal is recommended to connect to GND.

9 OSC1

10 OSC2

INPUT

(OUTPUT)

Internal Oscillator Terminals.

Connects a device selected from the ceramic or the crystal

resonator, or the resistor, to these terminals for the internal

oscillator.

In the external clock operation, OSC1 is the external clock

input terminal and OSC2 is normally open terminal.

11

VSS

12 RESET

–

INPUT

Power Source (0V)

RESET Terminal.

When the low level input-signal, the system is initialized.

13 PB0 INPUT/OUTPUT 4-bit Input / Output PORTB.

14 PB1 INPUT/OUTPUT Selects a terminal circuit for PORT grouped with 4 lines from

15 PB2 INPUT/OUTPUT follows by the mask option.

16 PB3 INPUT/OUTPUT

• C-MOS Input Terminal with Pull-up Resistance(IA)

• C-MOS Input Terminal(IC)

• C-MOS Output Terminal(OB)

17 PC0 INPUT/OUTPUT 2-bit Input / Output PORTC.

18 PC1

Selects a terminal circuit for PORT grouped with 2 lines from

follows by the mask option.

• C-MOS Input Terminal with Pull-up Resistance(IA)

• C-MOS Input Terminal(IC)

• C-MOS Output Terminal(OB)

When the ports are selected as the input terminal, PC0

operates also as RESTART signal input terminal to return from

STANDBY mode, and PC1 operates also as the Edge

Detector Terminal.

19 PD0 INPUT/OUTPUT 4-bit Input / Output PORTD.

20 PD1 INPUT/OUTPUT Selects a terminal circuit for PORT grouped with 4 lines from

21 PD2 INPUT/OUTPUT follows by the mask option.

1 PD3 INPUT/OUTPUT

• C-MOS Input Terminal with Pull-up Resistance(IA)

• C-MOS Input Terminal(IC)

• Nch-FET Open-Drain Output Terminal with Pull-up

Resistance(OA)

• Nch-FET Open-Drain Output Terminal(OC)

2 PE0 INPUT/OUTPUT 2-bit Input / Output PORTE.

3 PE1 INPUT/OUTPUT Selects a terminal circuit for PORT grouped with 2 lines from

follows by the mask option.

• C-MOS Schmitt Trigger Input Terminal with

Pull-upResistance(IB)

• C-MOS Schmitt Trigger Input Terminal(ID)

• C-MOS Output Terminal(OB)

22

VDD

–

Power Source (2.4V−5.5V)

Note ) INPUT/OUTPUT : Input or Output is selected by the mask option.

-3-

Share Link: