datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

MM74HCT00M 데이터 시트보기 (PDF) - ON Semiconductor

부품명
상세내역
일치하는 목록
MM74HCT00M
ON-Semiconductor
ON Semiconductor ON-Semiconductor
MM74HCT00M Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
February 2008
MM74HCT00
Quad 2 Input NAND Gate
Features
TTL, LS pin-out and threshold compatible
Fast switching: tPLH, tPHL=14ns (typ.)
Low power: 10µW at DC
High fan out, 10 LS-TTL loads
General Description
The MM74HCT00 is a NAND gates fabricated using
advanced silicon-gate CMOS technology which provides
the inherent benefits of CMOS—low quiescent power
and wide power supply range. This device is input and
output characteristic and pin-out compatible with stan-
dard 74LS logic families. All inputs are protected from
static discharge damage by internal diodes to VCC and
ground.
MM74HCT devices are intended to interface between
TTL and NMOS components and standard CMOS
devices. These parts are also plug-in replacements for
LS-TTL devices and can be used to reduce power
consumption in existing designs.
Ordering InformationOrdering Information
Package
Order Number Number
Package Description
MM74HCT00M
M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HCT00SJ
M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HCT00MTC MTC14 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HCT00N
N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
All packages are lead free per JEDEC: J-STD-020B standard.
Connection Diagram
Pin Assignments for DIP, SOIC, SOP and TSSOP
Logic Diagram
(1 of 4 gates)
Top View
©1984 Fairchild Semiconductor Corporation
MM74HCT00 Rev. 1.3.0
www.fairchildsemi.com

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]