TRC104 데이터 시트보기 (PDF) - Murata Manufacturing
부품명
상세내역
일치하는 목록
TRC104 Datasheet PDF : 33 Pages
| |||
+3
1 .0 p F
1 .0 p F
22 pF
T R C 1 0 4 p p lic a tio n C ir c u it
17
22 pF
CCRF
15 R F-
3 .9 n H
14 R F+
5 .6 n H
13
22 nF
DDRF
XXX
20 23 24
TR C 104
10
PM O DE
1
M ODE
4
CS
2
SCL
3
SD T
IN T 2 1
R S S ID 2 2
RSSI 1
0 .1 µ F
+3
12 C C C O
22 pF
CCD 5
+3
22 pF
22 pF
1 16 11 6 P
1M
16 M H z
22 pF
7
1 .0 µ F
H ost
M ic r o c o n tr o lle r
Figure 3
For Burst Transmit Mode, the TRC104 RF output ramp-up and ramp-down times are configurable, controlling
excessive transmitter bandwidth due to fast rise and fall times of the transmitter RF envelope. After the PLL is
locked for transmission, the power amplifier is ramped up stage by stage beginning with the lowest power level
until the power level that is specified by the PWR bits in register 0x01 is reached. Once the transmission is
complete, the power amplifier is ramped down stage-by-stage until it is completely disabled.
The ramp-up/ramp-down function increases or decreases the output power stage-by-stage as specified by the
PA_RU and PA_RD bits of register 0x07, respectively. Figure 4 shows the timing for the ramp-up/ramp-down.
P o w e r m p lifie r R a m p U p /D o w n T im in g
M ODE
R F P ow er
O FF
D a ta
N : R F P o w e r A m p lifie r n
R U : R F P o w e r R a m p U p In te rv a l
R D : R F P o w e r R a m p D o w n In te rv a l
A N : A n a lo g C ir c u itr y N
-5 d B
-1 0 d B
-2 0 d B
ON
RU
RU
RU
RU
Figure 4
R F D a ta T r a n s m is s io n
N
RD
RD
RD
©2010-2015 by Murata Electronics N.A., Inc.
TRC104 (R) 04/27/15
9 of 33
www.murata.com
Share Link: 