datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

EVAL-AD7641CB 데이터 시트보기 (PDF) - Analog Devices

부품명
상세내역
일치하는 목록
EVAL-AD7641CB Datasheet PDF : 14 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD7631/AD7634
Preliminary Technical Data
ABSOLUTE MAXIMUM RATINGS
Table 5.
Parameter
Rating
Analog Inputs/Outputs
IN+, IN−, REF, REFBUFIN, TEMP,
INGND, REFGND to AGND
AVDD + 0.3 V to
AGND − 0.3 V
Ground Voltage Differences
AGND, DGND, OGND
Supply Voltages
AVDD, DVDD
OVDD
AVDD to DVDD
±0.3 V
−0.3 V to +2.7 V
−0.3 V to +3.8 V
±2.8 V
AVDD, DVDD to OVDD
−3.8 V to +2.8 V
Digital Inputs
−0.3 V to +5.5 V
PDREF, PDBUF
Internal Power Dissipation1
Internal Power Dissipation2
Junction Temperature
Storage Temperature Range
±20 mA
700 mW
2.5 W
125°C
–65°C to +125°C
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
1. Specification is for the device in free air:
48-Lead LQFP; θJA = 91°C/W, θJC = 30°C/W.
2. Specification is for the device in free air:
48-Lead LFCSP; θJA = 26°C/W.
ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on
the human body and test equipment and can discharge without detection. Although this product features
proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy
electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance
degradation or loss of functionality.
500µA
IOL
TO OUTPUT
PIN CL
50pF
1.4V
500µA
IOH
NOTE
IN SERIAL INTERFACE MODES, THE SYNC, SCLK, AND
SDOUT TIMING ARE DEFINED WITH A MAXIMUM LOAD
CL OF 10pF; OTHERWISE, THE LOAD IS 60pF MAXIMUM.
Figure 2. Load Circuit for Digital Interface Timing,
SDOUT, SYNC, and SCLK Outputs, CL = 10 pF
0.8V
tDELAY
2V
0.8V
2V
tDELAY
2V
0.8V
Figure 3. Voltage Reference Levels for Timing
Rev. PrC | Page 8 of 14

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]