EV3406DS-00A 데이터 시트보기 (PDF) - Monolithic Power Systems
부품명
상세내역
일치하는 목록
EV3406DS-00A Datasheet PDF : 8 Pages
| |||
TM
PIN FUNCTIONS
Pin # Name Description
1 NC No Connect. Open, not used.
Bootstrap (C5). This capacitor is needed to drive the power switch’s gate above the supply
2
BS
voltage. It is connected between SW and BS pins to form a floating supply across the power
switch driver. The voltage across C5 is about 5V and is supplied by the internal +5V supply when
the SW pin voltage is low.
3
IN
Supply Voltage. The CM3406 operates from a +4.75V unregulated input. C1 is needed to
prevent large voltage spikes from appearing at the input.
4 SW Switch. This connects the inductor to either IN through M1 or to GND through M2.
Ground. This pin is the voltage reference for the regulated output voltage. For this reason care
5 GND must be taken in its layout. This node should be placed outside of the D1 to C1 ground path to
prevent switching current spikes from inducing voltage noise into the part.
Feedback. An external resistor divider from the output to GND, tapped to the FB pin sets the
6
FB
output voltage. To prevent current limit run away during a short circuit fault condition the
frequency foldback comparator lowers the oscillator frequency when the FB voltage is below
700mV.
Compensation. This node is the output of the transconductance error amplifier and the input to
7 COMP the current comparator. Frequency compensation is done at this node by connecting a series R-
C to ground.
Enable/UVLO. There is about 7V internal zener connected between EN and GND as block
diagram shows. The zener has 10mA maximum current rating. A voltage greater than 2.62V
8 EN enables operation. Leave EN unconnected if unused. An Under Voltage Lockout (UVLO)
function can be implemented by the addition of a resistor divider from VIN to GND. For complete
low current shutdown it’s the EN pin voltage needs to be less than 700mV.
Share Link: 