IC61C3216-15TI 데이터 시트보기 (PDF) - Integrated Circuit Solution Inc

부품명

상세내역

일치하는 목록

IC61C3216-15TI

32K x 16 HIGH-SPEED CMOS STATIC RAM

Integrated Circuit Solution Inc 

IC61C3216

WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

-10

-12

-15

-20

Symbol

Parameter

Min. Max. Min. Max. Min. Max. Min. Max. Unit

1

tWC

Write Cycle Time

10 —

12 —

15 —

20 — ns

tSCE

CE to Write End

9—

10 —

11 —

12 — ns

tAW

Address Setup Time

to Write End

9—

10 —

11 —

12 — ns

2

tHA

Address Hold from Write End

1—

1—

1—

1 — ns

tSA

Address Setup Time

tPWB

LB, UB Valid to End of Write

0—

9—

0—

10 —

0—

11 —

0 — ns

12 — ns

3

tPWE

WE Pulse Width

7—

8—

10 —

11 — ns

tSD

Data Setup to Write End

tHD

Data Hold from Write End

5—

0—

6—

0—

7—

0—

8 — ns

0 — ns

4

tHZWE(2)

WE LOW to High-Z Output

—5

—6

—7

— 8 ns

tLZWE(2)

WE HIGH to Low-Z Output

1—

1—

1—

1 — ns

5

Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V

and output loading specified in Figure 1a.

6 2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. The internal write time is defined by the overlap of CE LOW and UB or LB, and WE LOW. All signals must be in valid states to

initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the

rising or falling edge of the signal that terminates the write.

7

8

9

10

11

12

Integrated Circuit Solution Inc.

7

AHSR028-0A 10/5/2001

Share Link: