datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

CY7C1018DV33 데이터 시트보기 (PDF) - Cypress Semiconductor

부품명
상세내역
일치하는 목록
CY7C1018DV33
Cypress
Cypress Semiconductor Cypress
CY7C1018DV33 Datasheet PDF : 21 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CY7C1018DV33
CY7C1019DV33
1-Mbit (128 K × 8) Static RAM
1-Mbit (128 K × 8) Static RAM
Features
Pin- and function-compatible with CY7C1018CV33 and
CY7C1019CV33
High speed
tAA = 10 ns
Low Active Power
ICC = 60 mA @ 10 ns
Low CMOS Standby Power
ISB2 = 3 mA
2.0 V Data retention
Automatic power-down when deselected
CMOS for optimum speed/power
Center power/ground pinout
Easy memory expansion with CE and OE options
Available in Pb-free 32-pin 400-Mil wide Molded SOJ, 32-pin
TSOP II and 48-ball VFBGA packages
Functional Description
The CY7C1018DV33/CY7C1019DV33 is a high-performance
CMOS static RAM organized as 131,072 words by 8 bits. Easy
memory expansion is provided by an active LOW Chip Enable
(CE), an active LOW Output Enable (OE), and three-state
drivers. This device has an automatic power-down feature that
significantly reduces power consumption when deselected.
Writing to the device is accomplished by taking Chip Enable (CE)
and Write Enable (WE) inputs LOW. Data on the eight I/O pins
(I/O0 through I/O7) is then written into the location specified on
the address pins (A0 through A16).
Reading from the device is accomplished by taking Chip Enable
(CE) and Output Enable (OE) LOW while forcing Write Enable
(WE) HIGH. Under these conditions, the contents of the memory
location specified by the address pins will appear on the I/O pins.
The eight input/output pins (I/O0 through I/O7) are placed in a
high-impedance state when the device is deselected (CE HIGH),
the outputs are disabled (OE HIGH), or during a write operation
(CE LOW, and WE LOW).
The CY7C1018DV33/CY7C1019DV33 are available in Pb-free
32-pin 400-Mil wide Molded SOJ, 32-pin TSOP II and 48-ball
VFBGA packages.
For a complete list of related documentation, click here.
Logic Block Diagram
I/O0
INPUTBUFFER
A0
I/O1
A1
A2
I/O2
AAA345
128K × 8
ARRAY
I/O3
AA67
I/O4
A8
I/O5
CE
WE
COLUMN
DECODER
POWER
DOWN
I/O6
OE
I/O7
Cypress Semiconductor Corporation • 198 Champion Court
Document Number: 38-05481 Rev. *J
• San Jose, CA 95134-1709 • 408-943-2600
Revised May 26, 2015

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]