CDB4228 데이터 시트보기 (PDF) - Cirrus Logic
부품명
상세내역
일치하는 목록
CDB4228 Datasheet PDF : 30 Pages
| |||
CS4228
SWITCHING CHARACTERISTICS (Continued)
Parameter
Symbol
Typ
RST Low Time
(Note 8)
1
-
SCLK Falling Edge to SDOUT Output Valid
(DSCK=0) tdpd
-
LRCK Edge to MSB Valid
tlrpd
-
SDIN Setup Time Before SCLK Rising Edge
SDIN Hold Time After SCLK Rising Edge
Master Mode
tds
-
tdh
-
SCLK Falling to LRCK Edge
SCLK Duty Cycle
tmslr
+10
50
Slave Mode
SCLK Period
tsckw
-
SCLK High Time
SCLK Low Time
SCLK rising to LRCK Edge
LRCK Edge to SCLK Rising
tsckh
TBD
-
tsckl
TBD
-
(DSCK=0) tlrckd
TBD
-
(DSCK=0) tlrcks
TBD
-
Max
-
TBD
TBD
TBD
TBD
Units
ms
ns
ns
ns
ns
-
ns
-
%
-
ns
-
ns
-
ns
-
ns
-
ns
Notes: 8. After powering up the CS4228, RST should be held low until the power supplies and clocks are settled.
SCLK*
(output)
LRCK
(output)
SDOUT
t mslr
Figure 1. Serial Audio Port Master Mode Timing
LRCK
(input)
t lrckd
t lrcks
t sckh
tsckl
SCLK*
(input)
SDIN1
SDIN2
SDIN3
SDOUT
t sckw
tlrpd tds
tdh
MSB
tdpd
MSB-1
*SCLK shown for DSCK = 0.
SCLK inverted for DSCK = 1.
Figure 2. Serial Audio Port Slave Mode Timing
DS307PP1
7
Share Link: 