CY62146EV30LL 데이터 시트보기 (PDF) - Cypress Semiconductor

부품명

상세내역

일치하는 목록

CY62146EV30LL

4-Mbit (256 K × 16) Static RAM

Cypress Semiconductor 

CY62146EV30 MoBL®

Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 (WE Controlled, OE LOW) [26]

tWC

ADDRESS

CE

tSCE

BHE/BLE

WE

DATA I/O

ADDRESS

tBW

tAW

tHA

tSA

tPWE

NOTE 27

tHZWE

tSD

DATAIN

tHD

tLZWE

Figure 10. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [26]

tWC

CE

BHE/BLE

WE

DATA I/O

tSA

NOTE 27

tHZWE

tSCE

tAW

tBW

tPWE

tSD

DATAIN

tHA

tHD

tLZWE

Notes

26. If CE goes HIGH simultaneously with WE = VIH, the output remains in a high impedance state.

27. During this period, the I/Os are in output state and input signals must not be applied.

Document Number: 38-05567 Rev. *H

Page 10 of 18

Share Link: