CY62146EV30LL(2009) 데이터 시트보기 (PDF) - Cypress Semiconductor

부품명

상세내역

일치하는 목록

CY62146EV30LL
(Rev.:2009)

4-Mbit (256K x 16) Static RAM

Cypress Semiconductor 

CY62146EV30 MoBL®

Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 (WE Controlled) [14, 18, 19]

tWC

ADDRESS

CE

tSCE

tAW

tHA

tSA

WE

tPWE

BHE/BLE

OE

DATA IO

ADDRESS

CE

WE

BHE/BLE

tBW

NOTE 20

tHZOE

tSD

tHD

DATAIN

Figure 8. Write Cycle No. 2 (CE Controlled) [14, 18, 19]

tWC

tSCE

tSA

tAW

tHA

tPWE

tBW

OE

DATA IO

NOTE 20

tHZOE

tSD

tHD

DATAIN

Notes:

18. Data IO is high impedance if OE = VIH.

19. If CE goes HIGH simultaneously with WE = VIH, the output remains in a high impedance state.

20. During this period, the IOs are in output state and input signals must not be applied.

Document Number: 38-05567 Rev. *D

Page 7 of 13

[+] Feedback

Share Link: