PI74LCX16646 데이터 시트보기 (PDF) - Pericom Semiconductor
부품명
상세내역
일치하는 목록
PI74LCX16646 Datasheet PDF : 7 Pages
| |||
PI74LCX16646
1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122
Fast CMOS 3.3V
16-Bit Registered Transceivers
Product Features
• Functionally compatible with FCT3, LVT, and 74
series 16646 families of products
• Tri-State outputs
• 5V Tolerant inputs and outputs
• 2.0V-3.6V VCC supply operation
• Balanced sink and source output drives (24 mA)
• Low ground bounce outputs
• Power Down High Impedance inputs and outputs
• Supports live insertion
• ESD Protection exceeds 2000V, Human Body Model
200V, Machine Model
• Packages available:
– 56-pin 240-mil wide plastic TSSOP (A)
– 56-pin 300-mil wide plastic SSOP (V)
Product Description
Pericom Semiconductor’s PI74LCX series of logic circuits are
produced using the Company’s advanced 0.6 micron CMOS
technology, achieving industry leading speed grades.
The PI74LCX16646 is a 16-bit non-inverting, bidirectional registered
bus transceiver organized as two independent 8-bit bus transceivers
designed with 3-state D-type flip-flops and control circuitry arranged
for multiplexed transmission of data directly from the data bus or
from the internal storage registers. Each 8-bit transceiver utilizes the
enable control (xOE) and direction pins (xDIR) to control the
transceiver functions. The Select (xSAB and xSBA) control pins are
used to select either real-time or stored data transfer. The circuitry
used for select control will eliminate the typical decoding glitch that
occurs in a multiplexer during the transition between real-time and
stored data. A low input level selects real-time data and a high
selects stored data.
The PI74LCX16646 can be driven from either 3.3V or 5.0V devices
allowing this device to be used as a translator in a mixed
3.3/5.0V system.
Logic Block Diagram
1OE
1DIR
1CLKBA
1SBA
1CLKAB
1SAB
1A0
A REG
D
C
B REG
D
C
2OE
2DIR
2CLKBA
2SBA
2CLKAB
2SAB
2A0
1B0
A REG
D
C
B REG
D
C
2B0
TO 7 OTHER CHANNELS
TO 7 OTHER CHANNELS
1
PS2093B 09/20/02
Share Link: 