AD73311 데이터 시트보기 (PDF) - Analog Devices
부품명
상세내역
일치하는 목록
AD73311 Datasheet PDF : 36 Pages
| |||
AD73311
TIMING CHARACTERISTICS (AVDD = +5 V ؎ 10%; DVDD = +5 V ؎ 10%; AGND = DGND = 0 V; TA = TMlN to TMAX, unless
otherwise noted)
Parameter
Clock Signals
t1
t2
t3
Serial Port
t4
t5
t6
t7
t8
t9
t10
t11
t12
t13
Limit at
TA = –40؇C to +85؇C
61
24.4
24.4
t1
0.4 × t1
0.4 × t1
20
0
10
10
10
10
30
Unit
ns min
ns min
ns min
ns min
ns min
ns min
ns typ
ns typ
ns typ
ns typ
ns typ
ns typ
ns typ
Description
See Figure 1
MCLK Period
MCLK Width High
MCLK Width Low
See Figures 3 and 4
SCLK Period
SCLK Width High
SCLK Width Low
SDI/SDIFS Setup Before SCLK Low
SDI/SDIFS Hold After SCLK Low
SDOFS Delay from SCLK High
SDOFS Hold After SCLK High
SDO Hold After SCLK High
SDO Delay from SCLK High
SCLK Delay from MCLK
t1
t2
t3
Figure 1. MCLK Timing
100A IOL
TO OUTPUT
PIN
CL
15pF
100A IOH
+2.1V
Figure 2. Load Circuit for Timing Specifications
MCLK
SCLK*
t1
t2
t3
t13
t5
t6
t4
*SCLK IS INDIVIDUALLY PROGRAMMABLE
IN FREQUENCY (MCLK/4 SHOWN HERE).
Figure 3. SCLK Timing
REV. B
–7–
Share Link: 