MC74HCXXD 데이터 시트보기 (PDF) - Motorola => Freescale
부품명
상세내역
일치하는 목록
MC74HCXXD Datasheet PDF : 5 Pages
| |||
MC74HC76
AC CHARACTERISTICS (CL = 50pF, Input tr = tf = 6ns)
Symbol
Parameter
VCC
Guaranteed Limit
V –55 to 25°C ≤85°C
≤125°C Unit
fmax
Maximum Clock Frequency (50% Duty Cycle)
(Figures 1 and 4)
2.0
6.0
4.5
30
6.0
35
4.8
4.0
MHz
24
20
28
24
tPLH,
tPHL
Maximum Propagation Delay, Clock to Q or Q
(Figures 1 and 4)
2.0
125
4.5
25
6.0
21
155
190
ns
31
38
26
32
tPLH,
tPHL
Maximum Propagation Delay, Reset to Q or Q
(Figures 2 and 4)
2.0
155
4.5
31
6.0
26
195
235
ns
39
47
33
40
tPLH,
tPHL
Maximum Propagation Delay, Set to Q or Q
(Figures 2 and 4)
2.0
165
4.5
33
6.0
28
205
250
ns
41
50
35
43
tTLH,
tTHL
Maximum Output Transition Time, Any Output
(Figures 1 and 4)
2.0
75
4.5
15
6.0
13
95
110
ns
19
22
16
19
Cin
Maximum Input Capacitance
10
10
10
pF
NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the Motorola High–
Speed CMOS Data Book (DL129/D).
Typical @ 25°C, VCC = 5.0 V, VEE = 0 V
CPD
Power Dissipation Capacitance (Per Flip–Flop)*
35
pF
* Used to determine the no–load dynamic power consumption: PD = CPD VCC2f + ICC VCC. For load considerations, see Chapter 2 of the
Motorola High–Speed CMOS Data Book (DL129/D).
TIMING REQUIREMENTS (Input tr = tf = 6ns)
Symbol
Parameter
VCC
Guaranteed Limit
V –55 to 25°C ≤85°C
≤125°C Unit
tsu
Minimum Setup Time, J or K to Clock
(Figure 3)
2.0
100
4.5
20
6.0
17
125
150
ns
25
30
21
26
th
Minimum Hold Time, Clock to J or K
(Figure 3)
2.0
3
4.5
3
6.0
3
3
3
ns
3
3
3
3
trec
Minimum Recovery Time, Set or Reset Inactive to Clock
(Figure 2)
2.0
100
4.5
20
6.0
17
125
150
ns
25
30
21
26
tw
Minimum Pulse Width, Clock
(Figure 1)
2.0
80
4.5
16
6.0
14
100
120
ns
20
24
17
20
tw
Minimum Pulse Width, Set or Reset
(Figure 2)
2.0
80
4.5
16
6.0
14
100
120
ns
20
24
17
20
tr, tf
Maximum Input Rise and Fall Times
(Figure 1)
2.0
1000
4.5
500
6.0
400
1000
500
400
1000
ns
500
400
NOTE: For information on typical parametric values, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).
High–Speed CMOS Logic Data
3
DL129 — Rev 6
MOTOROLA
Share Link: 