datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

HEF4001B 데이터 시트보기 (PDF) - NXP Semiconductors.

부품명
상세내역
일치하는 목록
HEF4001B
NXP
NXP Semiconductors. NXP
HEF4001B Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
NXP Semiconductors
HEF4001B
Quad 2-input NOR gate
11. Dynamic characteristics
Table 7. Dynamic characteristics
Tamb = 25 C; for waveforms see Figure 4; for test circuit see Figure 5; unless otherwise specified.
Symbol Parameter
Extrapolation formula[1] VDD
Min Typ
tPHL
HIGH to LOW propagation delay 33 + 0.55 CL
5V
-
60
14 + 0.23 CL
10 V
-
25
12 + 0.16 CL
15 V
-
20
tPLH
LOW to HIGH propagation delay 23 + 0.55 CL
5V
-
50
14 + 0.23 CL
10 V
-
25
12 + 0.16 CL
15 V
-
20
tTHL
HIGH to LOW output transition time 10 + 1.00 CL
5V
-
60
9 + 0.42 CL
10 V
-
30
6 + 0.28 CL
15 V
-
20
tTLH
LOW to HIGH output transition time 10 + 1.00 CL
5V
-
60
9 + 0.42 CL
10 V
-
30
6 + 0.28 CL
15 V
-
20
Max Unit
120 ns
50 ns
40 ns
100 ns
45 ns
35 ns
120 ns
60 ns
40 ns
120 ns
60 ns
40 ns
[1] The typical value of the propagation delay and output transition time can be calculated with the extrapolation formula (CL in pF).
Table 8. Dynamic power dissipation
VSS = 0 V; tr = tf 20 ns; Tamb = 25 C.
Symbol Parameter
VDD Typical formula
Where
PD
dynamic power dissipation 5 V PD = 1100 fi + (fo CL) VDD2 (W) fi = input frequency in MHz;
10 V
15 V
PD = 5000 fi + (fo CL) VDD2 (W)
PD = 14200 fi + (fo CL) VDD2 (W)
fo = output frequency in MHz;
CL = output load capacitance in pF;
(fo CL) = sum of the outputs;
VDD = supply voltage in V.
HEF4001B
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 8 — 13 September 2011
© NXP B.V. 2011. All rights reserved.
5 of 12

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]