datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

MX839P 데이터 시트보기 (PDF) - MX-COM Inc

부품명
상세내역
일치하는 목록
MX839P Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Digitally Controlled Analog I/O Processor
10
MX839 PRELIMINARY INFORMATION
4.7.2 CLOCK CONTROL Register (Hex Address $D0)
This register controls the A/D clock divide ratio:
Bits 7 to 3
DIVIDER
(Bit 2 - Bit 0)
Reserved for future use. These bits should be set to '0'.
The Xtal input clock divide ratio, which sets the A/D sample clock frequency, is defined in the
following table.
Table 5: CLOCK CONTROL Register (Hex Address $D0)
Bit 2
0
0
0
0
1
1
1
1
Bit 1
0
0
1
1
0
0
1
1
Bit 0
0
1
0
1
0
1
0
1
Function
Powersave
y1
y2
y4
y8
y16
y32
y64
Table 6: DIVIDER (Bit 2 - Bit 0)
© 1998 MXxCOM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480164.002
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]