datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

X24C16S8I 데이터 시트보기 (PDF) - Xicor -> Intersil

부품명
상세내역
일치하는 목록
X24C16S8I
Xicor
Xicor -> Intersil Xicor
X24C16S8I Datasheet PDF : 15 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
X24C16
A.C. CONDITIONS OF TEST
EQUIVALENT A.C. LOAD CIRCUIT
Input Pulse Levels
Input Rise and
Fall Times
Input and Output
Timing Levels
VCC x 0.1 to VCC x 0.9
10 ns
VCC x 0.5
3840 PGM T02
Output
5.0V
1533
100pF
3840 FHD F18
A.C. CHARACTERISTICS LIMITS (Over the recommended operating conditions unless otherwise specified.)
Read & Write Cycle Limits
Symbol
Parameter
Min.
Max. Units
fSCL
SCL Clock Frequency
TI
Noise Suppression Time Constant at SCL, SDA Inputs
tAA
SCL Low to SDA Data Out Valid
tBUF
Time the Bus Must Be Free Before a
New Transmission Can Start
tHD:STA
tLOW
tHIGH
tSU:STA
tHD:DAT
tSU:DAT
tR
tF
tSU:STO
tDH
Start Condition Hold Time
Clock Low Period
Clock High Period
Start Condition Setup Time (for a Repeated Start Condition)
Data In Hold Time
Data In Setup Time
SDA and SCL Rise Time
SDA and SCL Fall Time
Stop Condition Setup Time
Data Out Hold Time
POWER-UP TIMING
0
100
KHz
100
ns
0.3
3.5
µs
4.7
µs
4.0
µs
4.7
µs
4.0
µs
4.7
µs
0
µs
250
ns
1
µs
300
ns
4.7
µs
300
ns
3840 PGM T06
Symbol
Parameter
Max.
Units
tPUR(4)
tPUW(4)
Bus Timing
Power-up to Read Operation
Power-up to Write Operation
tF
tHIGH
tLOW
1
ms
5
ms
3840 PGM T07
tR
SCL
tSU:STA
tHD:STA tHD:DAT
tSU:DAT
tSU:STO
SDA IN
tAA
tDH
tBUF
SDA OUT
3840 FHD F04
Notes: (4) tPUR and tPUW are the delays required from the time VCC is stable until the specified operation can be initiated. These parameters
are periodically sampled and not 100% tested.
10

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]