datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

X24012P 데이터 시트보기 (PDF) - Xicor -> Intersil

부품명
상세내역
일치하는 목록
X24012P
Xicor
Xicor -> Intersil Xicor
X24012P Datasheet PDF : 14 Pages
First Prev 11 12 13 14
X24012
WRITE CYCLE LIMITS
Symbol
tWR(6)
Parameter
Write Cycle Time
Min.
Typ.(5)
5
Max.
10
Units
ms
3847 PGM T10
The write cycle time is the time from a valid stop
condition of a write sequence to the end of the internal
erase/program cycle. During the write cycle, the X24012
bus interface circuits are disabled, SDA is allowed to
remain high, and the device does not respond to its slave
address.
Write Cycle Timing
SCL
SDA
8th BIT
WORD n
ACK
STOP
CONDITION
tWR
START
CONDITION
X24012
ADDRESS
3847 FHD F04
Notes: (5) Typical values are for TA = 25°C and nominal supply voltage (5V).
(6) tWR is the minimum cycle time from the system perspective when polling techniques are not used. It is the maximum time the
device requires to perform the internal write operation.
Guidelines for Calculating Typical Values of Bus
Pull-Up Resistors
120
100
RMIN =
VCC MAX
IOL MIN
=1.8K
80
RMAX
=
tR
CBUS
60
MAX.
RESISTANCE
40
20 MIN.
RESISTANCE
0
0 20 40 60
80 100 120
BUS CAPACITANCE (pF) 3847 FHD F16
SYMBOL TABLE
WAVEFORM
INPUTS
Must be
steady
May change
from Low to
High
May change
from High to
Low
Don’t Care:
Changes
Allowed
N/A
OUTPUTS
Will be
steady
Will change
from Low to
High
Will change
from High to
Low
Changing:
State Not
Known
Center Line
is High
Impedance
11

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]