W83195BR-341 데이터 시트보기 (PDF) - Winbond

부품명

상세내역

일치하는 목록

W83195BR-341

WINBOND CLOCK GENERATOR FOR VIA P4/KT SERIES CHIPSET

Winbond 

W83195BR-341/W83195BG-341

CLOCK GEN. FOR VIA P4/KT SERIES CHIPSET

Table of Content-

1. GENERAL DESCRIPTION ......................................................................................................... 1

2. PRODUCT FEATURES .............................................................................................................. 1

3. PIN CONFIGURATION ............................................................................................................... 2

4. BLOCK DIAGRAM ...................................................................................................................... 2

5. PIN DESCRIPTION..................................................................................................................... 3

5.1 Crystal I/O.................................................................................................................................3

5.2 CPU, AGP, PCI Clock Outputs................................................................................................3

5.3 Fixed Frequency Outputs.........................................................................................................4

5.4 DRAM Buffer ............................................................................................................................5

5.5 I2C Control Interface ................................................................................................................5

5.6 Output Control Pins ..................................................................................................................5

5.7 Power an GND Pins .................................................................................................................6

6. FREQUENCY SELECTION BY HARDWARE OR SOFTWARE ................................................ 7

7. I2C CONTROL AND STATUS REGISTERS .............................................................................. 8

7.1 Register 0: Frequency Select (Default =08h) ..........................................................................8

7.2 Register 1: SRC/CPU Clock (1 = Enable, 0 = Disable) (Default: A1h)...................................8

7.3 Register 2: PCI Clock (1 = Enable, 0 = Disable) (Default: FEh) .............................................9

7.4 Register 3: REF, 24_48,48,AGP Clock (1 = Enable, 0 = Disable) (Default: F7h)..................9

7.5 Register 4,5 Reserved .............................................................................................................9

7.6 Register 6: M/N Program (Default: 8Bh) .................................................................................9

7.7 Register 7: M/N Program (Default: 2Fh)................................................................................10

7.8 Register 8: Spread Spectrum Program (Default: 1Fh)..........................................................10

7.9 Register 9: Divider Ratio (Default: 03h).................................................................................10

7.10 Register 10: Control (Default: 0Ah)........................................................................................11

7.11 Register 11: Control (Default: E7h)........................................................................................12

7.12 Register 12: Control (Default: 3Ch) .......................................................................................12

7.13 Register 13: Control (Default: 24h) ........................................................................................13

7.14 Register 14: Control (Default: 56h) ........................................................................................13

7.15 Register 15: Slew Rate Control (Default: 55h) ......................................................................13

7.16 Register 16: DRAM Buffer Control (1 = Enable, 0 = Disable) (Default: 7Fh).......................14

7.17 Register 17: Slew Rate Control (Default: CFh) .....................................................................14

7.18 Register 18: M/N Time & Type Control (Default: 5Bh)..........................................................14

7.19 Register 19: Reserved ...........................................................................................................15

7.20 Register 20: Winbond Chip ID – (Ready Only) (Default: 61h)..............................................15

7.21 Register 21: Winbond Chip ID – (Ready Only) (Default: 50h)..............................................15

- II -

Share Link: