AD1870JR 데이터 시트보기 (PDF) - Analog Devices
부품명
상세내역
일치하는 목록
AD1870JR Datasheet PDF : 20 Pages
| |||
Shown in Figure 5 is a circuit for obtaining a 3 dB improve-
ment in dynamic range by using both channels of a single AD1870
with a mono input. A stereo implementation would require
using two AD1870s and using the recommended input structure
shown in Figure 2. Note that a single microprocessor would likely
be able to handle the averaging requirements for both left and
right channels.
SINGLE
CHANNEL
INPUT
AD1870
RECOMMENDED
INPUT BUFFER
VINR
AD1870
DIGITAL
AVERAGER
SINGLE
CHANNEL
OUTPUT
VINL
Figure 5. Increasing Dynamic Range By Using Two
AD1870 Channels
AD1870
DIGITAL INTERFACE
Modes of Operation
The AD1870’s flexible serial output port produces data in
two’s-complement, MSB-first format. The input and output sig-
nals are TTL-logic-level-compatible. Time multiplexed serial
data is output on SOUT (Pin 26), left channel then right chan-
nel, as determined by the left/right clock signal LRCK (Pin 1).
Note that there is no method for forcing the right channel to
precede the left channel. The port is configured by pin selec-
tions. The AD1870 can operate in either master or slave mode,
with the data in right-justified, I2S-compatible, Word Clock
controlled or left-justified positions.
The various mode options are pin-programmed with the S/M
(Slave/Master) Pin (7), the Right/Left Justify Pin (21), and the
MSBDLY Pin (22). The function of these pins is summarized
as follows:
S/M RLJUST MSBDLY WCLK
11
1
Output
11
0
Input
10
1
10
0
Output
Output
01
1
01
0
00
1
00
0
Output
Output
Output
Output
BCLK LRCK
Input Input
Input Input
Input Input
Input Input
Output Output
Output Output
Output Output
Output Output
Serial Port Operation Mode
Slave Mode. WCLK frames the data. The MSB is output on the
17th BCLK cycle. Provides right-justified data in slave mode
with a 64 × fS BCLK frequency. See Figure 7.
Slave Mode. The MSB is output in the BCLK cycle after
WCLK is detected HI. WCLK is sampled on the BCLK active
edge, with the MSB valid on the next BCLK active edge. Tying
WCLK HI results in I2S-justified data. See Figure 8.
Slave Mode. Data left-justified with WCLK framing the data.
WCLK rises immediately after an LRCK transition. The MSB is
valid on the first BCLK active edge. See Figure 9.
Slave Mode. Data I2S-justified with WCLK framing the data.
WCLK rises in the second BCLK cycle after an LRCK transi-
tion. The MSB is valid on the second BCLK active edge. See
Figure 10.
Master Mode. Data right-justified. WCLK frames the data,
going HI in the 17th BCLK cycle. BCLK frequency = 64 × fS.
See Figure 11.
Master Mode. Data right-justified + 1. WCLK is pulsed in the
17th BCLK cycle, staying HI for only 1 BCLK cycle. BCLK
frequency = 64 × fS. See Figure 12.
Master Mode. Data left-justified. WCLK frames the data.
BCLK frequency = 64 × fS. See Figure 13.
Master Mode. Data I2S-justified. WCLK frames the data.
BCLK frequency = 64 × fS. See Figure 14.
REV. 0
–11–
Share Link: 