STK15C88 데이터 시트보기 (PDF) - Cypress Semiconductor
부품명
상세내역
일치하는 목록
STK15C88 Datasheet PDF : 15 Pages
| |||
STK15C88
Table 3. SRAM Write Cycle
Parameter
Cypress
Parameter
Alt
tWC
tAVAV
tPWE
tWLWH, tWLEH
tSCE
tELWH, tELEH
tSD
tDVWH, tDVEH
tHD
tWHDX, tEHDX
tAW
tAVWH, tAVEH
tSA
tAVWL, tAVEL
tHA
tHZWE [7,8]
tLZWE [7]
tWHAX, tEHAX
tWLQZ
tWHQX
Switching Waveforms
ADDRESS
CE
WE
Description
Write Cycle Time
Write Pulse Width
Chip Enable To End of Write
Data Setup to End of Write
Data Hold After End of Write
Address Setup to End of Write
Address Setup to Start of Write
Address Hold After End of Write
Write Enable to Output Disable
Output Active After End of Write
25 ns
Min
Max
25
20
20
10
0
20
0
0
10
5
Figure 7. SRAM Write Cycle 1: WE Controlled [8]
tWC
45 ns
Unit
Min Max
45
ns
30
ns
30
ns
15
ns
0
ns
30
ns
0
ns
0
ns
15
ns
5
ns
tSCE
tHA
tAW
tSA
tPWE
DATA IN
DATA OUT
ADDRESS
PREVIOUS DATA
tHZWE
tSD
tHD
DATA VALID
HIGH IMPEDANCE
Figure 8. SRAM Write Cycle 2: CE Controlled [8]
tWC
tLZWE
tSA
tSCE
tHA
CE
WE
DATA IN
tAW
tPWE
tSD
tHD
DATA VALID
DATA OUT
HIGH IMPEDANCE
Notes
8. If WE is Low when CE goes Low, the outputs remain in the high impedance state.
9. CE or WE must be greater than VIH during address transitions.
Document Number: 001-50593 Rev. **
Page 9 of 15
[+] Feedback
Share Link: 