datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

ST7585 데이터 시트보기 (PDF) - Sitronix Technology Co., Ltd.

부품명
상세내역
일치하는 목록
ST7585
SITRONIX
Sitronix Technology Co., Ltd. SITRONIX
ST7585 Datasheet PDF : 51 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
ST7585
7. FUNCTIONS DESCRIPTION
Microprocessor Interface
Chip Select Input
CSB pin is used for chip selection. ST7585 can interface with an MPU when CSB is "L". When CSB is H, the inputs of A0,
ERD and RWR with any combination will be ignored and D[7:0] are high impedance. In 3-Line and 4-Line serial interface,
the internal shift register and serial counter are reset when CSB is H.
Parallel / Serial Interface
ST7585 has types of interface for kinds of MPU. The MPU interface is selected by PS[2:0] pins as shown in table 1.
Table 1. Parallel/Serial Interface Mode
PS2 PS1 PS0 CSB A0 ERD RWR
D[7:0]
L
L
L
L
L
H
---
---
---
---
Refer to serial interface.
L
L
H
H
L
H
CSB
A0
E R/W
/RD /WR
D[7:0]
H
L
L
---
---
---
---
Refer to serial interface.
* The un-used pins are marked as ---and should be fixed to Hby VDD1.
MPU Interface
3-Line SPI interface
4-Line SPI interface
6800-series parallel interface
8080-series parallel interface
I2C Interface
Parallel Interface
The 8-bit bi-directional data bus is used in parallel interface and the type of MPU is selected by PS0 (fix PS2=L, PS1=H) as
shown in table 2. The data transfer type is determined by signals of A0, ERD and RWR as shown in table 3.
Table 2. Microprocessor Selection for Parallel Interface
PS2
PS1
PS0
CSB
A0
ERD
RWR
D[7:0]
MPU Interface
L
L
H
H
L
H
CSB
A0
E
/RD
R/W
/WR
D[7:0]
6800-series
8080-series
Table 3. Parallel Data Transfer
Common
A0
H
H
L
L
6800-series
E (ERD)
H
H
H
H
R/W (RWR)
H
L
H
L
8080-series
/RD (ERD)
L
H
L
H
/WR (RWR)
H
L
H
L
Description
Display data read out
Display data write
Internal status read
Writes to internal register (instruction)
NOTE: In 6800-series interface mode, fixing E (ERD) pin at high can use CSB as enable signal instead. In this case,
interface data is latched at the rising edge of CSB and the type of data transfer is determined by signals at A0 and R/W
(RWR) pins as defined in 6800-series mode.
Setting Serial Interface
Interface PS[2:0] CSB, A0, ERD, RWR
D[7:0]
3-Line SPI
4-Line SPI
I2C
L, L, L
L, L, H
H, L, L
SCLK, SDA, ---, CSB, ---, ---, ---, ---
---
SCLK, SDA, A0, CSB, ---, ---, ---, ---
SCLK, SDA_IN, SDA_OUT, SDA_OUT, SDA_OUT, ---, SA1, SA0
* The un-used pins are marked as ---and should be fixed to Hby VDD1.
Note:
1. The option setting to be Hshould connect to VDD1.
2. The option setting to be Lshould connect to VSS1.
Ver 1.0c
11/51
2009/04/14

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]