5962-89807012A 데이터 시트보기 (PDF) - Analog Devices
부품명
상세내역
일치하는 목록
5962-89807012A Datasheet PDF : 12 Pages
| |||
AD630
TWO WAYS TO LOOK AT THE AD630
The functional block diagram of the AD630 (see page 1) shows
the pin connections of the internal functions. An alternative archi-
tectural diagram is shown in Figure 1. In this diagram, the
individual A and B channel preamps, the switch, and the inte-
grator output amplifier are combined in a single op amp. This
amplifier has two differential input channels, only one of which
is active at a time.
15
16
RA 5k⍀
1
2.5k⍀
2
20
19
18
2.5k⍀
17
SEL B 9
+VS
11
A
B
14
RB
10k⍀
RF
10k⍀
13
12
7 B/A
SEL A 10
8
–VS
Figure 1. Architectural Block Diagram
HOW THE AD630 WORKS
The basic mode of operation of the AD630 may be easier to recog-
nize as two fixed gain stages which can be inserted into the signal
path under the control of a sensitive voltage comparator. When
the circuit is switched between inverting and noninverting gain, it
provides the basic modulation/demodulation function. The AD630
is unique in that it includes laser wafer trimmed thin-film feed-
back resistors on the monolithic chip. The configuration shown in
Figure 2 yields a gain of ± 2 and can be easily changed to ± 1 by
shifting RB from its ground connection to the output.
The comparator selects one of the two input stages to complete
an operational feedback connection around the AD630. The
deselected input is off and has a negligible effect on the operation.
RA
16 5k⍀ 15
Vi
2
RB
10k⍀
14
20 A
19
18 B
9
10
RF
10k⍀
13 VO
Figure 2. AD630 Symmetric Gain (±2)
When Channel B is selected, the resistors RA and RF are
connected for inverting feedback as shown in the inverting
gain configuration diagram in Figure 3. The amplifier has suffi-
cient loop gain to minimize the loading effect of RB at the
virtual ground produced by the feedback connection. When the
sign of the comparator input is reversed, Input B will be dese-
lected and A will be selected. The new equivalent circuit will be
the noninverting gain configuration shown in Figure 4. In this
case, RA will appear across the op amp input terminals, but since
the amplifier drives this difference voltage to zero, the closed-loop
gain is unaffected.
The two closed-loop gain magnitudes will be equal when RF/RA
= 1 + RF/RB, which will result from making RA equal to RFRB/
(RF + RB) the parallel equivalent resistance of RF and RB.
The 5 kΩ and the two 10 kΩ resistors on the AD630 chip can
be used to make a gain of 2 as shown below. By paralleling
the 10 kΩ resistors to make RF equal to 5 kΩ and omitting RB,
the circuit can be programmed for a gain of ± 1 (as shown in
Figure 9a). These and other configurations using the on-chip
resistors present the inverting inputs with a 2.5 kΩ source imped-
ance. The more complete AD630 diagrams show 2.5 kΩ resistors
available at the noninverting inputs which can be conveniently
used to minimize errors resulting from input bias currents.
RA
5k⍀
Vi
RB
10k⍀
RF 10k⍀
RF
VO = – RA Vi
Figure 3. Inverting Gain Configuration
Vi
RA
5k⍀
VO = (1+
RF
RB
)
Vi
RB
10k⍀
RF
10k⍀
Figure 4. Noninverting Gain Configuration
CIRCUIT DESCRIPTION
The simplified schematic of the AD630 is shown in Figure 5.
It has been subdivided into three major sections, the comparator,
the two input stages, and the output integrator. The compara-
tor consists of a front end made up of Q52 and Q53, a flip-flop
load formed by Q3 and Q4, and two current steering switching
cells Q28, Q29 and Q30, Q31. This structure is designed so that
a differential input voltage greater than 1.5 mV in magnitude
applied to the comparator inputs will completely select one of
the switching cells. The sign of this input voltage determines
which of the two switching cells is selected.
+VS 11
SEL A
10 Q52
9
SEL B
CH A–
20
Q33
i55
Q53 Q62
Q28
CH A+ CH B+
2
19
Q34
Q35
Q65
Q67
Q30
Q29
Q31
Q24
CH B–
18
Q36
i73
Q44
Q70
13 VOUT
Q74
C121
12
COMP
C122
Q32
Q25
Q3
Q4
i22
i23
–VS 8
3
DIFF
OFF ADJ
4
DIFF
OFF ADJ
5
CM
OFF ADJ
6
CM
OFF ADJ
Figure 5. AD630 Simplified Schematic
–6–
REV. E
Share Link: 