datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

T89C51RD2-DDBC-M 데이터 시트보기 (PDF) - Atmel Corporation

부품명
상세내역
일치하는 목록
T89C51RD2-DDBC-M
Atmel
Atmel Corporation Atmel
T89C51RD2-DDBC-M Datasheet PDF : 86 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
T89C51RD2
Bit
Bit
Number Mnemonic
Description
Timer0 clock (This control bit is validated when the CPU clock X2 is set; when X2 is low, this bit has no effect)
1
T0X2
Clear to select 6 clock periods per peripheral clock cycle.
Set to select 12 clock periods per peripheral clock cycle
CPU clock
0
X2
Clear to select 12 clock periods per machine cycle (STD mode) for CPU and all the peripherals.
Set to select 6clock periods per machine cycle (X2 mode) and to enable the individual peripherals "X2" bits.
Reset Value = X000 0000b
Not bit addressable
Rev. F - 15 February, 2001
12

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]