SM802149 데이터 시트보기 (PDF) - Micrel
부품명
상세내역
일치하는 목록
SM802149 Datasheet PDF : 11 Pages
| |||
Micrel, Inc.
SM802149
Pin Description
Pin Number
25, 26
28, 29
32, 33
35, 36
41, 42
1, 2
4, 5
7, 8
31, 37, 38
43, 44, 16
24, 39
3, 6, 40
23
10
11, 20, 27, 30, 34
12, 13
21
9
18
19
17
14
15
22
Pin Name
/Q1, Q1
/Q2, Q2
/Q3, Q3
/Q4, Q4
/Q5, Q5
/Q6, Q6
/Q7, Q7
/Q8, Q8
VDDO1
VDDO2
VSSO1
VSSO2
GND
XTAL_SEL
TEST
VDD
VSS
(Exposed Pad)
PLL_BYPASS
XTAL_IN
XTAL_OUT
REF_IN
FSEL
OE1
OE2
Pin Type
O, (DIF)
O, (DIF)
PWR
PWR
PWR
PWR
I, (SE)
I, (SE)
PWR
PWR
I, (SE)
I, (SE)
O, (SE)
I, (SE)
I, (SE)
I, (SE)
I, (SE)
Pin Level
LVDS
LVDS
LVCMOS
LVCMOS
10pF crystal
10pF crystal
LVCMOS
LVCMOS
LVCMOS
LVCMOS
Pin Function
Differential Clock Outputs from Bank 1
312.50MHz/156.25MHz
Differential Clock Outputs from Bank 2
156.25MHz/78.125MHz
Power Supply for the Outputs on Bank 1
Power Supply for the Outputs on Bank 2
Power Supply Ground for the Outputs on Bank 1
Power Supply Ground for the Outputs on Bank 2
This pin is not a Power Supply Ground, but MUST be tied to VSS
Selects PLL Input Reference Source
0 = REF_IN
1 = XTAL
45kΩ pull-up
Factory Test Pins. Do not connect anything to these pins.
Core Power Supply
Core Power Supply Ground. The exposed pad must be connected
to the VSS ground plane.
PLL Bypass is a dual-function input. Normal operation selects
output source.
0 = Normal PLL operation
1 = Output from crystal oscillator
45kΩ pull-down
Crystal Reference Input. No load caps needed.
See Figure 5.
Crystal Reference Output. No load caps needed.
See Figure 5.
26.04166MHz Reference Clock Input
Frequency Select.
1 = 312.5MHz/156.25 MHz
0 = 156.25MHz/78.125MHz.
Internal 45kΩ pull-up
Output Enable. Q1−Q4 disables to tri-state.
0 = Disabled
1 = Enabled
45kΩ pull-up
Output Enable. Q5−Q8 disables to tri-state.
0 = Disabled
1 = Enabled
45kΩ pull-up
March 1, 2013
3
Revision 1.1
hbwhelp@micrel.com or (408) 955-1690
Share Link: 