SC1175(2000) 데이터 시트보기 (PDF) - Semtech Corporation

부품명

상세내역

일치하는 목록

SC1175
(Rev.:2000)

Low Power Dual Synchronous DC/DC Controller With Current Sharing Circuitry

Semtech Corporation 

SC1175

POWER MANAGEMENT

Pin Configuration

Pin Descriptions

EXPANDED PIN DESCRIPTION

Ordering Information

DEVICE(1)

PACKAGE

SC1175CSW.TR

SO-20

SC1175EVB-1

CURRENT SHARE

VERSION EVALUATION

BOARD

SC1175EVB-2

DUAL CHANNEL

VERSION EVALUATION

BOARD

Notes:

(1) Only available in tape and reel packaging. A reel

contains 1000 devices

Marking Information

Pin 1: (VREF)

Internal 1.25V reference

Connected to the + input of the master channel error

amplifier.

Pin 2: (+IN)

+ Input of slave channel error amplifier.

Connected to 1.25V reference (Pin 1) for the two

independent channel configuration.

Pin 3, 18: (-IN2, -IN1)

- Inputs of close loop error amplifiers.

Works as a feedback inputs (For both modes).

Pin 4: (VCC)

VCC chip supply voltage.

15V maximum, 10mA typical.

Needs a 1µF ceramic multilayer decoupling capaci-

tor to GND (Pin 20).

Pin 5, 6,15, 16: (CL2-, CL2+, CL1+, CL1-)

Pins (-) and (+) of the current limit amplifiers for both

channels.

Connected to output current sense resistors. Com-

pares that sense voltage to internal 75mV reference.

Needs RC filter for noise rejection.

Pin 7, 14: (BST2, BST1)

BST signal. Supply for high side driver.

Can be connected to a high enough voltage source.

Usually connected to bootstrap circuit.

Pin 8, 13: (DH2, DH1)

DH signal (Drive High).

Gate drive for top MOSFETs.

Requires a small series resistor.

ã 2000 Semtech Corp.

TOP

yyww = Datecode (Example: 9908)

xxxx = Semtech Lot # (Example: 90101)

Pin 9, 12: (DL2, DL1)

DL signal (Drive Low).

Gate drive for bottom MOSFETs.

Requires a small series resistor.

Pin 10: (PGND)

Power GND. Return of gate drive currents.

Pin 11: (BSTC)

Supply for bottom MOSFETs gate drive.

Pin 17: (SS/ENA)

Soft start pin. Internal current source connected to

external capacitor.

Inhibits the chip if pulled down.

Pin 19: (PWRGD)

Power good signal.

Open collector signal .

Turns to 0 if output voltage is outside the power good

window.

Pin 20: (GND)

Analog GND.

Return of analog signals and bias of chip.

4

www.semtech.com

Share Link: