PCA9544A(2009) 데이터 시트보기 (PDF) - NXP Semiconductors.
부품명
상세내역
일치하는 목록
PCA9544A Datasheet PDF : 26 Pages
| |||
NXP Semiconductors
PCA9544A
4-channel I2C-bus multiplexer with interrupt logic
6. Functional description
Refer to Figure 1 “Block diagram”.
6.1 Device addressing
Following a START condition the bus master must output the address of the slave it is
accessing. The address of the PCA9544A is shown in Figure 5. To conserve power, no
internal pull-up resistors are incorporated on the hardware selectable address pins and
they must be pulled HIGH or LOW.
1 1 1 0 A2 A1 A0 R/W
fixed
hardware
selectable
002aab189
Fig 5. Slave address
The last bit of the slave address defines the operation to be performed. When set to
logic 1 a read is selected, while a logic 0 selects a write operation.
6.2 Control register
Following the successful acknowledgement of the slave address, the bus master will send
a byte to the PCA9544A which will be stored in the Control register. If multiple bytes are
received by the PCA9544A, it will save the last byte received. This register can be written
and read via the I2C-bus.
interrupt bits
(read only)
bit 7 6 5 4 3
INT3 INT2 INT1 INT0 X
channel selection bits
(read/write)
210
B2 B1 B0
Fig 6. Control register
enable bit
002aae297
6.2.1 Control register definition
A SCx/SDx downstream pair, or channel, is selected by the contents of the control
register. This register is written after the PCA9544A has been addressed. The 3 LSBs of
the control byte are used to determine which channel is to be selected. When a channel is
selected, it will become active after a STOP condition has been placed on the I2C-bus.
This ensures that all SCx/SDx lines will be in a HIGH state when the channel is made
active, so that no false conditions are generated at the time of connection.
PCA9544A_4
Product data sheet
Rev. 04 — 15 June 2009
© NXP B.V. 2009. All rights reserved.
6 of 26
Share Link: 