NJG1508F
nTEST CIRCUIT
Zo=50Ω
P2
4
3
C1
Zo=50Ω
P1
C2
5
2
R1
6
1
NJG1508F
VCTR1 (0V/2.7V)
C4
Zo=50Ω
PC
C3
VCTR2 (2.7V/0V)
C5
nRECOMMENDED PCB DESIGN
(TOP VIEW)
PC
VCTR2
C3
VCTR1
R1
C4
P2
C5
P1
C2
C1
PCB SIZE=19.4x14.0mm
PCB: FR-4, t=0.5mm
CAPACITOR: size 1005
STRIP LINE WIDTH=1mm
C1~C3: 56pF
C4, C5: 10pF
R1: 510KΩ
Precautions
[1]External capacitors should be connected to the input and output RF terminals (P1,
P2, PC) to block the DC current. The above example is a circuit at 900MHz.Please
select the capacitor value suitable for actual frequency from 10pF to 1000pF.
[2]Decoupling capacitors should be connected to the control terminals (VCTR1, VCTR2) as
close as possible. The values of these capacitors should be selected from 5pF to
100pF range. Please consider that these values are very effective to switching time
(Larger capacitor gives longer switching time).
[3]In order to keep good isolation characteristics, the ground terminal (5pin) should be
connected to the ground pattern with wider width as close as possible, and
through-hole in the ground plane should also be placed as close as possible.
- 10 -