NE570 데이터 시트보기 (PDF) - ON Semiconductor
부품명
상세내역
일치하는 목록
NE570 Datasheet PDF : 10 Pages
| |||
NE570
CIRCUIT DETAILS−RECTIFIER
Figure 8 shows the concept behind the full−wave
averaging rectifier. The input current to the summing node
of the op amp, VIN/R1, is supplied by the output of the op
amp. If we can mirror the op amp output current into a
unipolar current, we will have an ideal rectifier. The output
current is averaged by R5, CR, which set the averaging time
constant, and then mirrored with a gain of 2 to become IG,
the gain control current.
Figure 9 shows the rectifier circuit in more detail. The op
amp is a one−stage op amp, biased so that only one output
device is on at a time. The non−inverting input, (the base of
Q1), which is shown grounded, is actually tied to the internal
1.8 V VREF. The inverting input is tied to the op amp output,
(the emitters of Q5 and Q6), and the input summing resistor
R1. The single diode between the bases of Q5 and Q6 assures
that only one device is on at a time. To detect the output
current of the op amp, we simply use the collector currents of
the output devices Q5 and Q6. Q6 will conduct when the
input swings positive and Q5 conducts when the input
swings negative. The collector currents will be in error by the
α of Q5 or Q6 on negative or positive signal swings,
respectively. ICs such as this have typical NPN β’s of 200
and PNP β’s of 40. The α’s of 0.995 and 0.975 will produce
errors of 0.5% on negative swings and 2.5% on positive
swings. The 1.5% average of these errors yields a mere
0.13 dB gain error.
At very low input signal levels the bias current of Q2,
(typically 50 nA), will become significant as it must be
supplied by Q5. Another low level error can be caused by DC
coupling into the rectifier. If an offset voltage exists between
the VIN input pin and the base of Q2, an error current of
VOS/R1 will be generated. A mere 1.0 mV of offset will
cause an input current of 100 nA, which will produce twice
the error of the input bias current. For highest accuracy, the
rectifier should be coupled capacitively. At high input levels
the β of the PNP Q6 will begin to suffer, and there will be an
increasing error until the circuit saturates. Saturation can be
avoided by limiting the current into the rectifier input to
250 mA. If necessary, an external resistor may be placed in
series with R1 to limit the current to this value. Figure 10
shows the rectifier accuracy versus input level at a frequency
of 1.0 kHz.
V+
R1
VIN
V+
I = VIN/R1
−
+
R5
10 kW
CR
IG
Figure 8. Rectifier Concept
+1
Q3
Q7
Q4
Q1 Q2
Q5
D1
R1
10 kW
VIN
R5
10 kW
Q6
Q8
I1
I2
Q9
CR
NOTE:
V−
IG = 2
VIN avg
R1
Figure 9. Simplified Rectifier Schematic
0
−1
−40
−20
0
RECTIFIER INPUT dBm
Figure 10. Rectifier Accuracy
http://onsemi.com
6
Share Link: 