MT9075 데이터 시트보기 (PDF) - Mitel Networks

부품명

상세내역

일치하는 목록

MT9075

E1 Single Chip Transceiver

Mitel Networks 

Preliminary Information

MT9075A

Pin Description (continued)

Pin #

PLCC MQFP

Name

Description

45 33

C4b 4.096 MHz System Clock (Input/Output). C4b is the clock for the ST-BUS sections and

transmit serial PCM data of the MT9075A. In the free-run (BL/FR=0) or line synchronous

mode (BL/FR=1 and BS/LS=0) this signal is an output, while in the system bus

synchronous mode (BS/LS=1) this signal is an input clock.

46 34

F0b Frame Pulse (Input/Output). This is the ST-BUS or GCI frame synchronization

signal, which delimits the 32 channel frame of CSTi, CSTo, DSTi, DSTo and the

PCM30 link. In the free-run (BL/FR=0) or loop synchronous mode (BL/FR=1 and BS/

LS=0) this signal is an output, while in the Bus Synchronous mode (BL/FR=1 and BS/

LS=0) this signal is an input. The GCI/ST-BUS selection is made under software control.

Page 02H, address 13H, bit 0, GCI/ST=1 selects GCI frame pulse; GCI/ST=0 selects ST-

BUS.

47 35 RxFP/ Receive Frame Pulse/Receive CCS Clock (Output). An 8kHz pulse signal, which is

Rx64KCK low for one extracted clock period. This signal is synchronized to the receive PCM 30

basic frame boundary.

When 64KCCS (page 01H, address 1AH, bit 0) is set to 1, this pin outputs a 64 kHz clock

derived by dividing down the extracted 2.048 MHz clock. This clock is used to clock CCS

data out of pin CSTo in the CCS mode.

48 36

IC Internal Connection. Must be left open for normal operation.

49 37

VSS Negative Power Supply (Input). Digital ground.

50 38

VDD Positive Power Supply (Input). Digital supply (+5V ± 5%).

51 39 VDDATx Transmit Analog Power Supply (Input). Analog supply for the LIU transmitter (+5V ±

5%).

52 40 TTIP Transmit TIP and RING (Outputs). Differential outputs for the transmit line signal - must

53 41 TRING be transformer coupled (See Figure 4).

54 42 GNDATx Transmit Analog Ground (Input). Analog ground for the LIU transmitter.

55 43

Tdi IEEE 1149.1 Test Data Input. If not used, this pin should be pulled high.

56 44 Tdo IEEE 1149.1 Test Data Output. If not used, this pin should be left unconnected.

57 45 Tms IEEE 1149.1 Test Mode Selection (Input). If not used, this pin should be pulled high.

58 46 Tclk IEEE 1149.1 Test Clock Signal (Input). If not used, this pin should be pulled high.

59 47 Trst IEEE 1149.1 Reset Signal (Input). If not used, this pin should be held low.

60 48

TAIS

Transmit Alarm Indication Signal (Input). An active low on this input causes the

MT9075A to transmit an AIS (all ones signal) on TTIP and TRING pins. TAIS should be

set to high for normal data transmission.

61 57

LOS

Loss of Signal or Synchronization (Output). When high, and LOS/LOF (page 02H

address 13H bit 2) is zero, this signal indicates that the receive portion of the MT9075A is

either not detecting an incoming signal (bit LLOS on page 03H address 18H is one) or is

detecting a loss of basic frame alignment condition (bit SYNC on page 03H address 10H

is one). If LOS/LOF=1, a high on this pin indicates a loss of signal condition.

62 58

59

IC Internal Connection. Tie to VSS (Ground) for normal operation.

NC No Connection. Leave open for normal operation.

63 60

IC Internal Connection. Tie to VSS (Ground) for normal operation.

4-133

Share Link: