MMA7456L 데이터 시트보기 (PDF) - Freescale Semiconductor

부품명

상세내역

일치하는 목록

MMA7456L

±2g/±4g/±8g Three Axis Low-g Digital Output Accelerometer

Freescale Semiconductor 

ASSIGNING, CLEARING & DETECTING INTERRUPTS

Assigning the interrupt pins is done in Register $18. There are 3 combinations for the interrupt pins to be assigned which are

outlined below in the table for INTREG[1:0].

$18 Control 1 Register

D7

D6

D5

DFBW

THOPT

ZDA

0

0

0

D4

YDA

0

D3

XDA

0

D2

INTREG[1]

0

D1

INTREG[0]

0

D0

INTPIN

0

Reg $18

Function

Default

Table 7. Configuring the Interrupt settings using Register $18 with INTREG[1:0] bits

INTREG[1:0]

00

01

10

“INT1” Register Bit

Level detection

Pulse Detection

Single Pulse detection

“INT2” Register Bit

Pulse Detection

Level Detection

Single or Double Pulse Detection

00:

01: INT1 Register is detecting Pulse while INT2 is detecting Level.

10: INT1 Register is detecting a Single Pulse and INT2 is detecting Single Pulse (if 2nd Time Window = 0) or if there is a latency

time window and second time window>0 then INT2 will detect the double pulse only.

INTPIN: INT1 pin is routed to INT1 bit in Detection Source Register ($0A) and INT2 pin is routed to INT2 bit in Detection Source

Register ($0A).

INTPIN: INT2 pin is routed to INT1 bit in Detection Source Register ($0A) and INT1 pin is routed to INT2 bit in Detection Source

Register ($0A).

Note: When INTREG[1:0] =10 for the condition to detect single pulse on INT1 and either single or double pulse on INT2, INT1

register bit can no longer be cleared by setting CLR_INT1 bit. It is cleared by setting CLR_INT2 bit. In this case, setting CLR_INT2

clears both INT1 and INT2 register bits and resets the detection operation. Follow the example given for clearing the interrupts.

Clearing the Interrupt Pins: Register $17

$17: Interrupt Latch Reset (Read/Write)

D7

D6

D5

D4

D3

D2

D1

D0

Reg $17

--

--

--

--

--

--

CLR_INT2 CLR_INT1

Function

0

0

0

0

0

0

0

0

Default

CLR_INT1

1: Clear “INT1”

0: Do not clear “INT1”

CLR_INT2

1: Clear “INT2”

0: Do not clear “INT2”

After interrupt has triggered due to a detection, the interrupt pin (INT1 or INT2) need to be cleared by writing a logic 1. Then the

interrupt pin should be enabled to trigger the next detection by setting it to a logic 0.

This example is to show how to reset the interrupt flags

void ClearIntLatch(void)

{

IIC_ByteWrite(INTRST, 0x03);

IIC_ByteWrite(INTRST, 0x00);

}

Sensors

Freescale Semiconductor

MMA7456L

15

Share Link: