datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

MM74HC594M 데이터 시트보기 (PDF) - Fairchild Semiconductor

부품명
상세내역
일치하는 목록
MM74HC594M
Fairchild
Fairchild Semiconductor Fairchild
MM74HC594M Datasheet PDF : 7 Pages
1 2 3 4 5 6 7
January 1992
Revised May 1999
MM74HC594
8-Bit Shift Register with Output Registers
General Description
This high speed shift register utilizes advanced silicon-gate
CMOS technology. This device possesses the high noise
immunity and low power consumption of standard CMOS
integrated circuits, as well as the ability to drive 15 LS-TTL
loads.
This device contains an 8-bit serial-in, parallel-out shift reg-
ister that feeds an 8-bit D-type storage register. Separate
clocks and direct overriding clears are provided for both the
shift register and the storage register. The shift register has
a direct-overriding clear, serial input, and serial output
(standard) pins for cascading. Both the shift register and
storage register use positive-edge triggered clocks. If both
clocks are connected together, the shift register state will
always be one clock pulse ahead of the storage register.
The 74HC logic family is speed, function, and pin-out com-
patible with the standard 74LS logic family. All inputs are
protected from damage due to static discharge by internal
diode clamps to VCC and ground.
Features
s Low quiescent current: 80 µA maximum
s Low input current: 1 µA maximum
s 8-bit serial-in, parallel-out shift register with storage
s Wide operating voltage range: 2V to 6V
s Cascadable
s Shift register has direct clear
s Guaranteed shift frequency: DC to30 MHz
Ordering Code:
Order Number Package Number
Package Description
MM74HC594M
M16A
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
MM74HC594N
N16E
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Truth Table
RCK
X
X
X
SCK SCLR RCLR
Function
X
X
L Storage Register cleared
Shift Register cleared
X
L
X
Q’H = 0
Shift Register clocked
H
H
QN = Qn1, Q0 = SER
Contents of Shift
X
H
H
Register transferred
to output latches
© 1999 Fairchild Semiconductor Corporation DS010915.prf
www.fairchildsemi.com

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]