MK50H28 데이터 시트보기 (PDF) - STMicroelectronics

부품명

상세내역

일치하는 목록

MK50H28

MULTI LOGICAL LINK FRAME RELAY CONTROLLER

STMicroelectronics 

MK50H28

4.2.3 Context Table (CT) Address

1111110000000000

5432109876543210

IADR + 16

00000000

CTADR <23:16>

IADR + 18

CTADR <15:00>

0

BIT

15:08

07:00/15:00

NAME

0

CTADR

DESCRIPTION

Reserved, must be written as a zero.

CONTEXT TABLE ADDRESS. The CT Address must begin on a word boundary.

4.2.4 Context Table (CT)

The MK50H28 performs multi-tasking by means of a Context Table (CT). Each entry in this table con-

tains all the information relevant to one individual DLCI channel. Associated with each CTentry are a set

of descriptor rings that are used for transmitting and receiving frames. Through the use of the SRIP field

in the CT, more than on CT entry (or DLCI) may share the same Receive Rescriptor Ring while still

keeping the individual DLCI statistics and error counters separately in each CT entry. All channel en-

tries, except the LMI Channel (CT0), have equal priority. Each channel entry requires 16 words (or 32

bytes) of memory in the CT, and all channel entries in the Context Table are identical.

The MK50H28 sequentially scans each entry in the CT for any available frames to be transmitted, unless

the ENIDX bit is set or scanning is interrupted by setting PTDMD in CSR2. If the MK50H28 finds the

ENIDX bit set when scanning a CT entry, it unconditionally jumps to the CT entry pointed to by the

IDXPTR field. Finally, the end of CT is marked by setting the EOCT bit in the last channel entry. In the

Information Transfer phase, the MK50H28 is initialized to start transmission from the first non-LMI CT

entry (the second CT entry: CT1). Upon finding the TXRDY bit set, it then reads the Transmit Descriptor

Ring entry determined by the Transmit DescriptorRing Address and the CURXD index found in the CT. If

the MK50H28 then finds the OWNA bit set in the Transmit Message Descriptor 0, it will transmit a frame

with a DLCI found in the CT entry (at CTADR+06 & +08) and with data from the buffer pointed to by the

Transmit Descriptor Ring entry. The MK50H28 automatically calculates and appends the correct CRC.

The MK50H28 reception process uses an Address Lookup Table (ALT) mechanism further specified in

4.2.6. The ALT contains a 1 word entry for each DLCI (selectable between 1024 or 8192 DLCIs) which

consits of an index to the Context Table and an ACTIVE bit to indicate whether frames received with the

associated DLCI should be processed or ignored. When a frame is received, its DLCI is used as an off-

set from the beginning of the ALT (containing the index to the CT for DLCI 0). If the ACTIVE bit is set for

the ALT entry corresponding to the DLCI of the received frame, then the MK50H28 will proceed to ac-

cess the CT entry pointed to by that ALT entry. The CT entry contains the address of the start of the

corresponding Received Descriptor Ring and an index to the current descriptor in that ring. Each entry in

the descriptor ring in turn points to a buffer into which the received frame is written. A received frame

may span more than one buffer by use of the ELF buffer chaining mechanism described in 4.3.

Therefore, the MK50H28 transmission process is similar to the reception process except that it does not

use the ALT (nor the ACTVE bit therein), but rather the TXRDY bit in the CT entry is used to determine

what channels are active for transmission. In addition, both the ACTVE bit in the ALT and the RXRDY bit

in CT must be set in order to receive frames.

31/64

Share Link: