M74VHC1GT50DFT1G 데이터 시트보기 (PDF) - ON Semiconductor
부품명
상세내역
일치하는 목록
M74VHC1GT50DFT1G Datasheet PDF : 6 Pages
| |||
MC74VHC1GT50
Noninverting Buffer /
CMOS Logic Level Shifter
TTL−Compatible Inputs
The MC74VHC1GT50 is a single gate noninverting buffer
fabricated with silicon gate CMOS technology. It achieves high speed
operation similar to equivalent Bipolar Schottky TTL while
maintaining CMOS low power dissipation.
The internal circuit is composed of three stages, including a buffer
output which provides high noise immunity and stable output.
The device input is compatible with TTL−type input thresholds and
the output has a full 5 V CMOS level output swing. The input protection
circuitry on this device allows overvoltage tolerance on the input,
allowing the device to be used as a logic−level translator from 3 V
CMOS logic to 5 V CMOS Logic or from 1.8 V CMOS logic to 3 V
CMOS Logic while operating at the high−voltage power supply.
The MC74VHC1GT50 input structure provides protection when
voltages up to 7 V are applied, regardless of the supply voltage. This
allows the MC74VHC1GT50 to be used to interface high voltage to
low voltage circuits. The output structures also provide protection
when VCC = 0 V. These input and output structures help prevent
device destruction caused by supply voltage − input/output voltage
mismatch, battery backup, hot insertion, etc.
Features
• Designed for 1.65 V to 5.5 VCC Operation
• High Speed: tPD = 3.5 ns (Typ) at VCC = 5 V
• Low Power Dissipation: ICC = 1 mA (Max) at TA = 25°C
• TTL−Compatible Inputs: VIL = 0.8 V; VIH = 2.0 V, VCC = 5 V
• CMOS−Compatible Outputs: VOH > 0.8 VCC; VOL < 0.1 VCC @Load
• Power Down Protection Provided on Inputs and Outputs
• Balanced Propagation Delays
• Pin and Function Compatible with Other Standard Logic Families
• Chip Complexity: FETs = 104; Equivalent Gates = 26
• Pb−Free Packages are Available
NC 1
5 VCC
http://onsemi.com
MARKING
DIAGRAMS
5
1
SC−88A/SOT−353/SC−70
DF SUFFIX
CASE 419A
5
VL M G
G
1
5
1
TSOP−5/SOT−23/SC−59
DT SUFFIX
CASE 483
5
VL M G
G
1
VL = Device Code
M = Date Code*
G = Pb−Free Package
(Note: Microdot may be in either location)
*Date Code orientation and/or position may vary
depending upon manufacturing location.
PIN ASSIGNMENT
1
NC
2
IN A
3
GND
4
OUT Y
5
VCC
IN A 2
GND 3
4 OUT Y
Figure 1. Pinout (Top View)
FUNCTION TABLE
A Input
Y Output
L
L
H
H
IN A
1
OUT Y
Figure 2. Logic Symbol
© Semiconductor Components Industries, LLC, 2007
1
February, 2007 − Rev. 13
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
Publication Order Number:
MC74VHC1GT50/D
Share Link: 