datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

LZ23H3V1 데이터 시트보기 (PDF) - Sharp Electronics

부품명
상세내역
일치하는 목록
LZ23H3V1 Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LZ23H3V1
PIN DESCRIPTION
SYMBOL
OD
OS
ØRS
ØV1A, ØV1B, ØV2, ØV3A, ØV3B, ØV4
ØH1, ØH2
OFD
PW
GND
NC
PIN NAME
Output transistor drain
Output signals
Reset transistor clock
Vertical shift register clock
Horizontal shift register clock
Overflow drain
P-well
Ground
No connection
ABSOLUTE MAXIMUM RATINGS
(TA = +25 ˚C)
PARAMETER
SYMBOL
RATING
UNIT NOTE
Output transistor drain voltage
VOD
0 to +18
V
Overflow drain voltage
VOFD
Internal output
V
1
Reset gate clock voltage
VØRS
Internal output
V
2
Vertical shift register clock voltage
VØV
VPW to +18
V
Horizontal shift register clock voltage
VØH
–0.3 to +12
V
Voltage difference between P-well and vertical clock VPW-VØV
–29 to 0
V
Voltage difference between vertical clocks
VØV-VØV
0 to +15
V
3
Storage temperature
TSTG
–40 to +85
˚C
Ambient operating temperature
TOPR
–20 to +70
˚C
NOTES :
1. Do not connect to DC voltage directly. When OFD is connected to GND, connect VOD to GND. Overflow drain clock is
applied below 27 Vp-p.
2. Do not connect to DC voltage directly. When ØRS is connected to GND, connect VOD to GND. Reset gate clock is
applied below 8 Vp-p.
3. When clock width is below 10 µs, and clock duty factor is below 0.1%, voltage difference between vertical clocks will be
below 28 V.
2

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]