AD7111ABR 데이터 시트보기 (PDF) - Analog Devices
부품명
상세내역
일치하는 목록
AD7111ABR Datasheet PDF : 8 Pages
| |||
AD7111/AD7111A
Another error arises from the output amplifier s input offset
voltage. The amplifier is operated with a fixed feedback resis-
tance, but the equivalent source impedance (the AD7111/
AD7111A output impedance) varies as a function of attenuation
level. This has the effect of varying thc “noise” gain of the
amplifier, thus creating a varying error due to amplifier offset
voltage. It is recommended that an amplifier with less than
50 µV of input offset be used (such as the AD OP07 in dc appli-
cations. Amplifiers with higher offset voltage may cause audible
“thumps” in ac applications due to dc output changes.
The AD7111/AD7111A accuracy is specified and tested using
only the internal feedback resistor. Any gain error (i.e., mis-
match of RFB to the R-2R ladder) that may exist in the
AD7111/AD7111A D/A converter circuit results in a constant
attenuation error over the whole range. The AD7111/AD7111A
accuracy is specified relative to 0 dB attenuation, hence “Gain”
trim resistors—R1 and R2 in Figure 1—can be used to adjust
VOUT = VIN precisely (i.e., 0 dB attenuation) with input code
00000000. The accuracy and monotonic range specifications of
the AD7111/AD7111A are not affected in any way by this gain
trim procedure. For the AD7111/AD7111A L/C/U grades, suit-
able values for R1 and R2 of Figure 1 are R1 = 500 Ω, R2 =
180 Ω; for the K/B/T grades, suitable value are R1 = 1000 Ω,
R2 = 270 Ω. For additional information on gain error the reader
is referred to the “CMOS DAC Application Guide,” available
from Analog Devices, Inc., Publication Number G872b–8–1/89.
Typical Performance Characteristics
6
VDD = +5V
5
TA = +25°C
VIN APPLIED TO ALL DATA INPUTS
CS = WR = 0V
4
3
2
1
0
0
1
2
3
4
5
INPUT VOLTAGE – Volts
Figure 6. Typical Supply Current vs. Logic Input Level
0.4
VDD = +5V
0.2
TA = +25°C
0.0
*
*
*
****
*
*
*
*
**
*
**
*
**
*
**
**
*
**
*
**
**
*
**
*
**
**
*
–0.2
–0.4
–0.6
0 3 6 9 12 15 18 21 24 27 30
ATTENUATION – dB
Figure 7. Typical Attenuation Error for 0.75 dB Steps
1.0
VDD = +5V
0.5
0.0
–0.5
TA = +85°C
TA = +25°C
–1.0
0
6 12 18 24 30 36 42 48 54 60 66 72 78 84
ATTENUATION – dB
Figure 8. Typical Attenuation Error for 3 dB Steps vs.
Temperature
Figure 9. Accuracy Specification for K/B/T Grade Devices
at TA = +25°C
REV. 0
–7–
Share Link: 