LP61L1008A 데이터 시트보기 (PDF) - AMIC Technology

부품명

상세내역

일치하는 목록

LP61L1008A

128K X 8 BIT 3.3V HIGH SPEED CENTER POWER CMOS SRAM

AMIC Technology 

Timing Waveforms (continued)

Write Cycle 2

(Chip Enable Controlled)

Address

CE

(4)

tAS1

WE

DIN

DOUT

tWC

tAW

tCW5

tCW5

tWP2

tDW

tWHZ7

LP61L1008A

tWR3

tDH

Notes: 1. tAS is measured from the address valid to the beginning of Write.

2. A Write occurs during the overlap (tWP) of a low CE and a low WE .

3. tWR is measured from the earliest of CE or WE going high to the end of the Write cycle.

4. If the CE low transition with the WE low transition or after the WE transition, outputs remain in a high

impedance state.

5. tCW is measured from the later of CE going low to the end of Write.

6. OE is continuously low. ( OE = VIL)

7. Transition is measured ±500mV from steady state. This parameter is sampled and not 100% tested.

PRELIMINARY (August, 2001, Version 1.0)

8

AMIC Technology, Inc.

Share Link: