datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

LC74772V 데이터 시트보기 (PDF) - SANYO -> Panasonic

부품명
상세내역
일치하는 목록
LC74772V
SANYO
SANYO -> Panasonic SANYO
LC74772V Datasheet PDF : 17 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LC74772V
x COMMAND 0 (System control setup 1)
First byte
DA0 to DA7 Register name
State
Register content
Function
Note
7
0
6
0
Command 0 identification code
5
0
4
0
3
RST
SYS
0 Normal operation
1 System reset
If CS is low, the reset is executed, but if
CS is high this command will be excluded.
2
RAM
CLR
0 Normal operation
The VRAM clear operation is not
executed when the oscillator
1 Normal operation VRAM clear (All data is set to FE (hexadecimal)) is stopped.
1
OSC
STP
0 The LC oscillator operating state is maintained.
1 The LC oscillator is stopped.
Valid when the display is off. VRAM write
is not possible when the oscillator is
stopped.
0
TST
MOD
0 Normal operation
1 Test mode
Illegal setting.
This bit must always be set to 0.
Note: This register is set to 0 on a reset (either by the RST pin or by a command reset).
Notes on command settings
1. RSTSYS: A command reset is executed immediately after the data is read.
The reset is cleared by returning the CS pin to high to reset this register. The reset is also cleared if this command is
executed consecutively or if this register is set to 0.
2. RAMCLR: The RAM can only be erased when display is off. This operation is not executed during display. This
operation cannot be executed if the LC oscillator is stopped. Only use this command when the LC oscillator is
operating.
• This command bit is automatically cleared when the RAM erase operation completes.
• Once the RAM erase command has been read in, the following time is required to complete the operation.
— Tclear = 5 [µs] + 4/fOSC (LC-oscillator) × 288
3. OSCSTP: The LC oscillator stop command stops the LC oscillator connected to pins 2 and 3 (OSCIN and OSCOUT).
The oscillator stop command is only executed when display is off. It is not executed if display is in progress.
• In external clock input mode, this command stops the acquisition of that clock signal.
4. TSTMOD: The test mode command is executed if the TESTIN pin (pin 5) is high. This command should not be used
by applications in normal operation.
No. 5159-7/17

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]