datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

PCK2509S 데이터 시트보기 (PDF) - Philips Electronics

부품명
상세내역
일치하는 목록
PCK2509S
Philips
Philips Electronics Philips
PCK2509S Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
Philips Semiconductors
50–150 MHz 1:9 SDRAM clock driver
Product specification
PCK2509S
TIMING REQUIREMENTS
Over recommended ranges of supply voltage and operating free-air temperature.
SYMBOL
PARAMETER
MIN
MAX
UNIT
fCLK
Clock frequency
Input clock duty cycle
50
150
MHz
40
60
%
Stabilization time1
1
ms
NOTE:
1. Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained,
a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation
delay, skew, and jitter parameters given in the switching characteristics table are not applicable.
SWITCHING CHARACTERISTICS
Over recommended ranges of supply voltage and operating free-air temperature, CL = 30 pF 1
PARAMETER
FROM
(INPUT)/CONDITION
TO
(OUTPUT)
tphase error 2
tphase error, – jitter 3
tSK(0) 4
jitter(peak-peak)
jitter (cycle-cycle)
Duty cycle reference
CLKIN= 100 MHz to 133 MHz
CLKIN= 66 MHz
CLKIN= 100 MHz to 133 MHz
Any Y or FBOUT
CLKIN = 66 MHz to 133 MHz
F(CLKIN > 60 MHz)
FBIN
FBIN
Any Y or FBOUT
Any Y or FBOUT
Any Y or FBOUT
tr
VO = 0.4 to 2 V
Any Y or FBOUT
tf
VO = 0.4 to 2 V
Any Y or FBOUT
NOTES:
1. These parameters are not production tested.
2. This is considered as static phase error.
3. Phase error does not include jitter. (tphase error = static tphase error – jitter (cycle-cycle)).
4. The tSK(0) specification is only valid for equal loading of all outputs.
VCC, AVCC = 3.3 V ±0.3 V
MIN
TYP MAX
–100
100
–125
125
–50
50
200
–80
80
|65|
47
53
2.5
1
2.5
1
UNIT
ps
ps
ps
ps
ps
%
V/ns
V/ns
PARAMETER MEASUREMENT INFORMATION
FROM OUTPUT
UNDER TEST
30pF
500
LOAD CIRCUIT FOR OUTPUTS
3V
INPUT
50% VCC
0V
tpe
OUTPUT
2V
0.4V
tr
50% VCC
2V
VOH
0.4V VOL
tf
VOLTAGE WAVEFORMS & PHASE ERROR TIMES
NOTES:
1. CL includes probe and jig capacitance.
2. All input pulses are supplied by generators having the following characteristics: PRR 100MHz, ZO = 50, tr 1.2ns, tf 1.2ns.
3. The outputs are measured one at a time with one transition per measurement.
Figure 1. Load Circuit and Voltage Waveforms
SW00384
1999 Oct 19
6

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]