IRU1030 데이터 시트보기 (PDF) - International Rectifier

부품명

상세내역

일치하는 목록

IRU1030

3A LOW DROPOUT POSITIVE ADJUSTABLE REGULATOR

International Rectifier 

IRU1030

Assuming the following specifications:

VIN = 3.3V

VOUT = 1.5V

IOUT(MAX) = 2.7A

TA = 358C

Air Flow (LFM)

0

100

200

Thermalloy 6109PB 6110PB 7141

AAVID 575002 507302 576802B

300

7178

577102

The steps for selecting a proper heat sink to keep the

junction temperature below 135°C is given as:

1) Calculate the maximum power dissipation using:

Note: For further information regarding the above com-

panies and their latest product offerings and application

support contact your local representative or the num-

bers listed below:

PD = IOUT3(VIN - VOUT)

PD = 2.73(3.3 - 1.5) = 4.86W

AAVID................PH# (603) 528 3400

Thermalloy..........PH# (214) 243-4321

2) Select a package from the regulator data sheet and

record its junction to case (or tab) thermal resistance.

Selecting TO-220 package gives us:

uJC = 2.78C/W

3) Assuming that the heat sink is black anodized, cal-

culate the maximum heat sink temperature allowed:

Assume, ucs=0.05°C/W (heat-sink-to-case thermal

resistance for black anodized)

TS = TJ - PD3(uJC + uCS)

TS = 135 - 4.863(2.7 + 0.05) = 121.78C

4) With the maximum heat sink temperature calculated

in the previous step, the heat-sink-to-air thermal re-

sistance (uSA) is calculated by first calculating the

temperature rise above the ambient as follows:

DT = TS - TA = 121.7 - 35 = 86.78C

∆T=Temperature Rise Above Ambient

uSA =

DT

PD =

86.7

4.86

=

17.88C/W

5) Next, a heat sink with lower uSA than the one calcu-

lated in step 4 must be selected. One way to do this

is to simply look at the graphs of the “Heat Sink Temp

Rise Above the Ambient” vs. the “Power Dissipation”

and select a heat sink that results in lower tempera-

ture rise than the one calculated in the previous step.

The following heat sinks from AAVID and Thermalloy

meet this criteria.

Designing for Microprocessor Applications

As it was mentioned before the IRU1030 is designed

specifically to provide power for the new generation of

the low voltage processors requiring voltages in the range

of 2.5V to 3.6V generated by stepping down the 5V

supply. These processors demand a fast regulator that

supports their large load current changes. The worst case

current step seen by the regulator is anywhere in the

range of 1 to 7A with the slew rate of 300 to 500ns which

could happen when the processor transitions from “Stop

Clock” mode to the “Full Active” mode. The load current

step at the processor is actually much faster, in the or-

der of 15 to 20ns, however the decoupling capacitors

placed in the cavity of the processor socket handle this

transition until the regulator responds to the load current

levels. Because of this requirement the selection of high

frequency low ESR and low ESL output capacitors is

imperative in the design of these regulator circuits.

Figure 5 shows the effects of a fast transient on the

output voltage of the regulator. As shown in this figure,

the ESR of the output capacitor produces an instanta-

neous drop equal to the (∆VESR=ESR3∆I) and the ESL

effect will be equal to the rate of change of the output

current times the inductance of the capacitor. (∆VESL

=L3∆I/∆t). The output capacitance effect is a droop in

the output voltage proportional to the time it takes for the

regulator to respond to the change in the current,

(∆Vc=∆t3∆I/C) where ∆t is the response time of the

regulator.

Rev. 1.3

08/20/02

www.irf.com

5

Share Link: