datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

IR11662SPBF 데이터 시트보기 (PDF) - International Rectifier

부품명
상세내역
일치하는 목록
IR11662SPBF
IR
International Rectifier IR
IR11662SPBF Datasheet PDF : 26 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
IR11662S
Detailed Pin Description
VCC: Power Supply
This is the supply voltage pin of the IC and it is monitored by the under voltage lockout circuit. It is possible to turn off the IC by
pulling this pin below the minimum turn off threshold voltage, without damage to the IC.
To prevent noise problems, a bypass ceramic capacitor connected to Vcc and COM should be placed as close as possible to
the IR11662. This pin is internally clamped.
OVT: Offset Voltage Trimming
The OVT pin will program the amount of input offset voltage for the turn-off threshold VTH1.
The pin can be optionally tied to ground, to VCC or left floating, to select 3 ranges of input offset trimming.
This programming feature allows for accommodating different RDson MOSFETs.
MOT: Minimum On Time
The MOT programming pin controls the amount of minimum on time. Once VTH2 is crossed for the first time, the gate signal will
become active and turn on the power FET. Spurious ringings and oscillations can trigger the input comparator off. The MOT
blanks the input comparator keeping the FET on for a minimum time.
The MOT is programmed between 200ns and 3us (typ.) by using a resistor referenced to COM.
EN: Enable
This pin is used to activate the IC “sleep” mode by pulling the voltage level below 1.6V (typ). In sleep mode the IC will consume
a minimum amount of current. All switching functions will be disabled and the gate will be inactive. The EN pin voltage cannot
linger between the Enable low and Enable high thresholds. The pin is intended to operate as a switch with the pin voltage either
above or below the threshold range. The Enable control pin (EN) is not intended to operate at high frequency. For proper
operation, EN positive pulse width needs to be longer than 20µs, EN negative pulse width needs to be longer than 10µs.
Please refer to Figure 12B for definition the definition of EN pulse width.
VD: Drain Voltage Sense
VD is the voltage sense pin for the power MOSFET Drain. This is a high voltage pin and particular care must be taken in
properly routing the connection to the power MOSFET drain.
Additional filtering and or current limiting on this pin are not recommended as it would limit switching performance of the IC.
VS: Source Voltage Sense
VS is the differential sense pin for the power MOSFET Source. This pin must not be connected directly to the power ground pin
(7) but must be used to create a Kelvin contact as close as possible to the power MOSFET source pin.
GND: Ground
This is ground potential pin of the integrated control circuit. The internal devices and gate driver are referenced to this point.
VGATE: Gate Drive Output
This is the gate drive output of the IC. Drive voltage is internally limited and provides 1A peak source and 4A peak sink
capability. Although this pin can be directly connected to the power MOSFET gate, the use of minimal gate resistor is
recommended, especially when putting multiple FETs in parallel.
Care must be taken in order to keep the gate loop as short and as small as possible in order to achieve optimal switching
performance.
11 www.irf.com © 2013 International Rectifier
Nov 6, 2013

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]