IDT72V3623(2015) 데이터 시트보기 (PDF) - Integrated Device Technology
부품명
상세내역
일치하는 목록
IDT72V3623
(Rev.:2015)
(Rev.:2015)
Integrated Device Technology
IDT72V3623 Datasheet PDF : 28 Pages
| |||
IDT72V3623/72V3643 CMOS 3.3V SyncBiFIFOTM WITH BUS-MATCHING
256 x 36, 1,024 x 36
COMMERCIAL TEMPERATURE RANGE
DESCRIPTION:
The IDT72V3623/72V3643 are pin and functionally compatible
versions of the IDT723623/723643, designed to run off a 3.3V supply for
exceptionally low power consumption. These devices are monolithic,
high-speed, low-power, CMOS unidirectional Synchronous (clocked)
FIFO memory which supports clock frequencies up to 100 MHz and has
read access times as fast as 6.5 ns. The 256/1,024 x 36 dual-port SRAM
FIFO buffers data from Port A to Port B. FIFO data on Port B can output
in 36-bit, 18-bit, or 9-bit formats with a choice of Big- or Little-Endian
configurations.
These devices are synchronous (clocked) FIFOs, meaning each port
employs a synchronous interface. All data transfers through a port are gated
PIN CONFIGURATION
INDEX
W/RA
1
ENA
2
CLKA
3
GND
4
A35
5
A34
6
A33
7
A32
8
Vcc
9
A31
10
A30
11
GND
12
A29
13
A28
14
A27
15
A26
16
A25
17
A24
18
A23
19
BE/FWFT
20
GND
21
A22
22
VCC
23
A21
24
A20
25
A19
26
A18
27
GND
28
A17
29
A16
30
A15
31
A14
32
A13
33
VCC
34
A12
35
GND
36
A11
37
A10
38
NOTE:
1. NC – no internal connection
TQFP (PK128, order code: PF)
TOP VIEW
2
102
CLKB
101
VCC
100
VCC
99
B35
98
B34
97
B33
96
B32
95
GND
94
GND
93
B31
92
B30
91
B29
90
B28
89
B27
88
B26
87
VCC
86
B25
85
B24
84
BM
83
GND
82
B23
81
B22
80
B21
79
B20
78
B19
77
B18
76
GND
75
B17
74
B16
73
SIZE
72
VCC
71
B15
70
B14
69
B13
68
B12
67
GND
66
B11
65
B10
4662 drw02
Share Link: